2-STAGE WEIGHTED CAPACITOR NETWORK FOR D-A-A-D CONVERSION

被引:27
作者
YEE, YS
TERMAN, LM
HELLER, LG
机构
[1] IBM T. J. Watson Research Centar, Yorktown Heights
[2] IBM General Technology Division
关键词
D O I
10.1109/JSSC.1979.1051264
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A two-stage weighted capacitor network for A/D and D/A conversion utilizing a feedback amplifier is described. The two-stage weighted capacitor DAC requires a smaller range of capacitor values than the conventional weighted capacitor DAC and is not subject to the nonlinear effects of parasitic capacitance. Experimental results of such a DAC implemented using a conventional n-channel metal-gate MOS process are presented. A discussion of the comparative accuracy and area of one-and two-stage weighted capacitor DAC's on the basis of capacitor tracking is given. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:778 / 781
页数:4
相关论文
共 6 条
[1]   MOS SAMPLED DATA RECURSIVE FILTERS USING SWITCHED CAPACITOR INTEGRATORS [J].
HOSTICKA, BJ ;
BRODERSEN, RW ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (06) :600-608
[2]   ALL-MOS CHARGE REDISTRIBUTION ANALOG-TO-DIGITAL CONVERSION TECHNIQUES .1. [J].
MCCREARY, JL ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) :371-379
[3]   INTEGRATED PCM CODEC [J].
OHRI, KB ;
CALLAHAN, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (01) :38-46
[4]  
OHRI KB, 1978, ELECTRONICS SEP, P141
[5]  
TSIVIDIS YP, 1976, ISSCC DIG, V19, P24
[6]  
YEE YS, Patent No. 4077035