HARDWARE REQUIREMENTS FOR NEURAL NETWORK PATTERN CLASSIFIERS - A CASE-STUDY AND IMPLEMENTATION

被引：12

作者：

BOSER, BE ^{[1
]}

SACKINGER, E ^{[1
]}

BROMLEY, J ^{[1
]}

LECUN, Y ^{[1
]}

JACKEL, LD ^{[1
]}

机构：

[1] AT&T BELL LABS,HOLMDEL,NJ 07733

来源：

IEEE MICRO | 1992年 / 12卷 / 01期

关键词：

D O I：

10.1109/40.124378

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A special-purpose chip, optimized for computational needs of neural networks, performs over 2,000 multiplications and additions simultaneously. Its data path is suitable particularly for the convolutional architectures typical in pattern classification networks but can also be configured for fully connected or feedback topologies. A development system permits rapid prototyping of new applications and analysis of the impact of the specialized hardware on system performance. We demonstrate the power and flexibility of the processor with a neural network for handwritten character recognition containing over 133,000 connections.

引用

页码：32 / 40

页数：9

共 13 条

[1]

ALSPECTOR J, 1991, NEURAL INFORMATION P, V3, P1015

[2]

ARIMA Y, 1991, ISSCC, P182

[3]

BOSER BE, 1991, P IEEE INT SOLID STA, V34, P184

[4] THE DSP32C - AT-AND-TS 2ND-GENERATION FLOATING-POINT DIGITAL SIGNAL PROCESSOR [J].

FUCCIO, ML ;

GADENZ, RN ;

GAREN, CJ ;

HUSER, JM ;

NG, B ;

PEKARICH, SP ;

ULERY, KD .

IEEE MICRO, 1988, 8 (06) :30-48

[5]

GRAF HP, 1990, ISSCC DIG TECH PAPER, V33

[6] DESIGN OF A NEURAL NETWORK CHARACTER RECOGNIZER FOR A TOUCH TERMINAL [J].

GUYON, I ;

ALBRECHT, P ;

LECUN, Y ;

DENKER, J ;

HUBBARD, W .

PATTERN RECOGNITION, 1991, 24 (02) :105-119

[7]

JACKEL LD, 1990, P IEEE INT C SYSTEMS, P320

[8]

LECUN Y, 1990, NEURAL INFORMATION P, V2

[9]

MEXARD M, 1989, J PHYS A, V22, P2191

[10] THE ARCHITECTURES AND DESIGN OF A 20-MHZ REAL-TIME DSP CHIP SET [J].

RUETZ, PA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :338-348

← 1 2 →