SINGLE EVENT UPSET TEST STRUCTURES FOR DIGITAL CMOS APPLICATION-SPECIFIC INTEGRATED-CIRCUITS

被引:2
作者
BAZE, MP
BARTHOLET, WG
BRAATZ, JC
DAO, TA
机构
[1] Boeing Defense and Space Group, Seattle, Wa., 98124
关键词
D O I
10.1109/23.273490
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An approach has been developed for the design and utilization of SEU test Structures for digital CMOS ASICs. This approach minimizes the number of test structures required by categorizing ASIC library cells according to their SEU response and designing a structure to characterize each response for each category. Critical SEU response parameters extracted from these structures are used to evaluate the SEU hardness of ASIC libraries and predict the hardness of ASIC chips
引用
收藏
页码:1703 / 1708
页数:6
相关论文
共 14 条
[1]   SINGLE EVENT UPSET RATE PREDICTIONS FOR COMPLEX LOGIC SYSTEMS [J].
DIEHLNAGLE, SE ;
VINSON, JE ;
PETERSON, EL .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1984, 31 (06) :1132-1138
[2]  
ELDER JH, 1988, IEEE T NUCL SCI, V35, P1670
[3]   SIMULATION APPROACH FOR MODELING SINGLE EVENT UPSETS ON ADVANCED CMOS SRAMS [J].
JOHNSON, RL ;
DIEHLNAGLE, SE ;
HAUSER, JR .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) :4122-4127
[4]   SIMULATION OF SEU TRANSIENTS IN CMOS ICS [J].
KAUL, N ;
BHUVA, BL ;
KERNS, SE .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) :1514-1520
[5]   SEU TEST TECHNIQUES FOR 256K STATIC RAMS AND COMPARISONS OF UPSETS INDUCED BY HEAVY-IONS AND PROTONS [J].
KOGA, R ;
KOLASINSKI, WA ;
OSBORN, JV ;
ELDER, JH ;
CHITTY, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (06) :1638-1643
[6]   TECHNIQUES OF MICROPROCESSOR TESTING AND SEU-RATE PREDICTION [J].
KOGA, R ;
KOLASINSKI, WA ;
MARRA, MT ;
HANNA, WA .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) :4219-4224
[7]   ON THE SUITABILITY OF NONHARDENED HIGH-DENSITY SRAMS FOR SPACE APPLICATIONS [J].
KOGA, R ;
CRAIN, WR ;
CRAWFORD, KB ;
LAU, DD ;
PINKERTON, SD ;
YI, BK ;
CHITTY, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) :1507-1513
[8]   SEU CHARACTERIZATION OF HARDENED CMOS SRAMS USING STATISTICAL-ANALYSIS OF FEEDBACK DELAY IN MEMORY CELLS [J].
KOHLER, RA ;
KOGA, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (06) :2318-2323
[9]  
Newberry Daniel O., 1971, COMMUNICATION
[10]  
NEWBERRY DM, JUL IEEE NSREC C PRO