PASS-TRANSISTOR LOGIC DESIGN

被引:23
|
作者
ALASSADI, W
JAYASUMANA, AP
MALAIYA, YK
机构
[1] COLORADO STATE UNIV,DEPT ELECT ENGN,FT COLLINS,CO 80523
[2] COLORADO STATE UNIV,DEPT COMP SCI,FT COLLINS,CO 80523
关键词
D O I
10.1080/00207219108921324
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic functions implemented using CMOS transmission gates provide a moderate improvement in area and speed over logic gate implementations. Several techniques for the implementation of pass transistor logic are presented. These techniques use only nMOS transistors in the pass network. The output logic level is restored using additional circuitry. The proposed designs require less silicon area, less power dissipation, and operate at higher speeds compared with the conventional CMOS pass-transistor networks. The speed of operation depends mainly on the circuitry used to restore the output signal of the pass network. The different techniques are compared with respect to the layout area and operating speed.
引用
收藏
页码:739 / 749
页数:11
相关论文
共 50 条
  • [21] Synthesis of high-speed pass-transistor logic
    Oklobdzija, VG
    Duchene, B
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (11): : 974 - 976
  • [22] Low power pass-transistor logic and application examples
    Kobe Univ, Kobe, Japan
    Electron Commun Jpn Part III Fundam Electron Sci, 9 (54-66):
  • [23] Design and evaluation for super low power Z80 with pass-transistor logic
    Nagasawa, K
    Taki, K
    Tamemoto, H
    Lee, BY
    Tanaka, H
    Imai, S
    Kajikawa, Y
    Azuma, D
    SHARP TECHNICAL JOURNAL, 1997, (67): : 35 - 40
  • [24] Low power logic design using push-pull pass-transistor logics
    Paik, WH
    Ki, HJ
    Kim, SW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (05) : 467 - 478
  • [25] Energy-saving design technique achieved by latched pass-transistor adiabatic logic
    Park, J
    Hong, SJ
    Kim, J
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4693 - 4696
  • [26] Design of low power digital VLSI circuits based on a novel Pass-transistor Logic
    Song, MK
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (11) : 1740 - 1749
  • [27] Low power adiabatic multiplier with complementary pass-transistor logic
    Hu, JP
    Xu, TF
    Lin, P
    Xia, YS
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1065 - 1069
  • [28] Low power energy recovery complementary pass-transistor logic
    Chang, Robert C.
    Hung, Po-Chung
    Lin, Hsin-Lei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2006, 15 (04) : 491 - 504
  • [29] High signal swing pass-transistor logic using Surrounding Gate Transistor
    Endoh, Tetuo
    Funaki, Toshihiko
    Sakuraba, Hiroshi
    Masuoka, Fujio
    International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, 2000, : 273 - 275
  • [30] A high signal swing pass-transistor logic using surrounding gate transistor
    Endoh, T
    Funaki, T
    Sakuraba, H
    Masuoka, F
    2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 273 - 275