PASS-TRANSISTOR LOGIC DESIGN

被引:23
作者
ALASSADI, W
JAYASUMANA, AP
MALAIYA, YK
机构
[1] COLORADO STATE UNIV,DEPT ELECT ENGN,FT COLLINS,CO 80523
[2] COLORADO STATE UNIV,DEPT COMP SCI,FT COLLINS,CO 80523
关键词
D O I
10.1080/00207219108921324
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic functions implemented using CMOS transmission gates provide a moderate improvement in area and speed over logic gate implementations. Several techniques for the implementation of pass transistor logic are presented. These techniques use only nMOS transistors in the pass network. The output logic level is restored using additional circuitry. The proposed designs require less silicon area, less power dissipation, and operate at higher speeds compared with the conventional CMOS pass-transistor networks. The speed of operation depends mainly on the circuitry used to restore the output signal of the pass network. The different techniques are compared with respect to the layout area and operating speed.
引用
收藏
页码:739 / 749
页数:11
相关论文
共 7 条
[1]  
ANNARATONE M, 1985, DIGITAL CMOS CIRCUIT
[2]  
ELMASRY MI, 1985, DIGITAL VLSI SYSTEMS
[3]  
GLASSER L, 1985, DESIGN ANAL VLSI CIR
[4]  
PASTERNAK JH, 1985, IEEE J SOLID STATE C, V22, P216
[5]   FORMAL DESIGN PROCEDURES FOR PASS TRANSISTOR SWITCHING-CIRCUITS [J].
RADHAKRISHNAN, D ;
WHITAKER, SR ;
MAKI, GK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :531-536
[6]  
Weste N, 1985, PRINCIPLES CMOS VLSI
[7]  
WHITAKER S, 1983, ELECTRONICS 0922