A HIGH-PERFORMANCE BICMOS TECHNOLOGY WITH DOUBLE-POLYSILICON SELF-ALIGNED BIPOLAR-DEVICES

被引:5
|
作者
RAJKANAN, K
GHEEWALA, TR
DIEDRICK, J
机构
关键词
D O I
10.1109/EDL.1987.26711
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:509 / 511
页数:3
相关论文
共 50 条
  • [32] TWO-DIMENSIONAL EFFECTS IN THE BIPOLAR POLYSILICON SELF-ALIGNED TRANSISTOR
    VERRET, DP
    BRIGHTON, JE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2297 - 2303
  • [33] The Influence on Electrical Performance of Double-Polysilicon Bipolar Transistors by Forming Gas Annealing
    Sanden, M.
    Karlin, T.E.
    Ma, P.
    Grahn, J.V.
    Zhang, S.-L.
    Ostling, M.
    Physica Scripta T, 79 : 243 - 245
  • [34] The influence on electrical performance of double-polysilicon bipolar transistors by forming gas annealing
    Sandén, M
    Karlin, TE
    Ma, P
    Grahn, JV
    Zhang, SL
    Östling, M
    PHYSICA SCRIPTA, 1999, T79 : 243 - 245
  • [35] Impact of Electrical Stress on γ Ray Irradiated Double Polysilicon Self-Aligned (DPSA) PNP Bipolar Transistors
    Zhang, Peijian
    Zhu, Kunfeng
    Chen, Wensuo
    Tan, Kaizhou
    Wu, Xue
    Wen, Xianchao
    Yu, Zhou
    Li, Jing
    Han, Weimin
    Wang, Jianan
    Zhong, Yi
    Yang, Yonghui
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (03) : 494 - 500
  • [36] SELF-ALIGNED BIPOLAR-TRANSISTORS FOR HIGH-PERFORMANCE AND LOW-POWER-DELAY VLSI
    NING, TH
    ISAAC, RD
    SOLOMON, PM
    TANG, DDL
    YU, HN
    FETH, GC
    WIEDMANN, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) : 1010 - 1013
  • [37] LOW-TEMPERATURE PERFORMANCE OF SELF-ALIGNED ETCHED POLYSILICON EMITTER PSEUDOHETEROJUNCTION BIPOLAR-TRANSISTORS
    GIROULTMATLAKOWSKI, G
    BOUSSETA, H
    LETRON, B
    DUTARTRE, D
    WARREN, P
    BOUZID, MJ
    NOUAILHAT, A
    ASHBURN, P
    CHANTRE, A
    JOURNAL DE PHYSIQUE IV, 1994, 4 (C6): : 111 - 115
  • [38] 230 GHz self-aligned SiGeCHBT for 90 nm BiCMOS technology
    Chevalier, P
    Fellous, C
    Rubaldo, L
    Dutartre, D
    Laurens, M
    Jagueneau, T
    Leverd, F
    Bord, S
    Richard, C
    Lenoble, D
    Bonnouvrier, J
    Marty, M
    Perrotin, A
    Gloria, D
    Saguin, F
    Barbalat, B
    Beerkens, R
    Zerounian, N
    Aniel, F
    Chantre, A
    PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 225 - 228
  • [39] SELF-ALIGNED POLYSILICON BIPOLAR TRANSISTOR EMITTER-BASE WINDOW.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (12): : 7182 - 7183
  • [40] PROFILE STUDY OF A GRADED EPITAXIAL STACK AND ITS IMPACT ON HIGH-PERFORMANCE BIPOLAR-DEVICES
    CANDELARIA, J
    SUNDARAM, SL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 74 (02) : 231 - 234