LOW-POWER BUILDING-BLOCK FOR ARTIFICIAL NEURAL NETWORKS

被引：9
|
作者：
LEE, ST
LAU, KT
机构：
[1] Microelectronics Centre, School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Avenue
来源：
ELECTRONICS LETTERS | 1995年 / 31卷 / 19期
关键词：
NEURAL NETWORKS; INTEGRATED CIRCUITS;
D O I：
10.1049/el:19951138
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The authors propose and analyse a low-power CMOS building block for artificial neural networks (ANNs) that can function either as a synapse or a neuron. The design is based on the current-mode approach and uses the square-law characteristics of a MOS transistor working in saturation. The new building block uses I-V converters, a current-mirror and a +/- 1 V power supply to achieve superior performance, Modularity, ease of interconnectivity, expandability and reconfigurability are the advantages of this building block.
引用
收藏
页码：1618 / 1619
页数：2
相关论文
共 50 条
  • [31] Building-block selectivity of polyketide synthases
    Liou, GF
    Khosla, C
    CURRENT OPINION IN CHEMICAL BIOLOGY, 2003, 7 (02) : 279 - 284
  • [32] Building-block identification by simultaneity matrix
    Aporntewan, Chatchawit
    Chongstitvatana, Prabhas
    SOFT COMPUTING, 2007, 11 (06) : 541 - 548
  • [33] BUILDING-BLOCK SYSTEM FOR ELECTRICAL SWITCHGEAR
    WALTER, KH
    ELEKTROTECHNISCHE ZEITSCHRIFT B-AUSGABE, 1967, 19 (21): : 614 - &
  • [34] AEROSPACE - BUILDING-BLOCK OF MALAYSIA FUTURE
    MORRIS, J
    AVIATION WEEK & SPACE TECHNOLOGY, 1995, 143 (01): : S1 - &
  • [35] Model aggregation: a building-block approach to creating large macromolecular regulatory networks
    Randhawa, Ranjit
    Shaffer, Clifford A.
    Tyson, John J.
    BIOINFORMATICS, 2009, 25 (24) : 3289 - 3295
  • [36] Neural Networks in the Diagnostics Process of Low-Power Solar Plant Devices
    Duer, Stanislaw
    Valicek, Jan
    Pas, Jacek
    Stawowy, Marek
    Bernatowicz, Dariusz
    Duer, Radoslaw
    Walczak, Marcin
    ENERGIES, 2021, 14 (09)
  • [37] Implementation of a programmable neuron in CNTFET technology for low-power neural networks
    Aalinejad, Seyed Moosa Seyed
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2020, 11 (02) : 120 - 129
  • [38] Low-power CMOS circuits for analog VLSI programmable neural networks
    El-Soud, MAA
    AbdelRassoul, RA
    Soliman, HH
    El-Ghanam, LM
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 14 - 17
  • [39] Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
    Khandelwal, Shashwat
    Walsh, Anneliese
    Shreejith, Shanker
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [40] Low-Power Embedded System for Gait Classification Using Neural Networks
    Luna-Perejon, Francisco
    Dominguez-Morales, Manuel
    Gutierrez-Galan, Daniel
    Civit-Balcells, Anton
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2020, 10 (02)
12345