COOPERATIVE DIAGNOSIS AND ROUTING IN FAULT-TOLERANT MULTIPROCESSOR SYSTEMS

被引:1
|
作者
BLOUGH, DM
WANG, HY
机构
[1] Department of Electrical and Computer Engineering, University of California, Irvine
关键词
D O I
10.1006/jpdc.1995.1083
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this note, we consider the problem of fault-tolerant routing in multiprocessor systems when incomplete, or partial, diagnostic information is available. We first define a new type of partial diagnosis, known as k-reachability diagnosis. The overhead for k-reachability diagnosis increases with k, which specifies the radius of diagnostic information maintained by each node. We then present a routing algorithm, known as Algorithm Partial Route, that makes use of k-reachability diagnostic information and allows a trade-off between the amount of diagnostic information and the quality of routing. Partial Route is the first algorithm capable of handling systems of arbitrary topology containing an arbitrary number of faults. The worst-case performance of the algorithm in an n-node system, is shown to be optimal when k = n - 1 and within a factor of 2 of optimal when k = 1. Simulation results on meshes and hypercubes are also presented that show, in the average case, Algorithm Partial Route is nearly optimal for relatively small values of k. (C) 1995 Academic Press, Inc.
引用
收藏
页码:205 / 211
页数:7
相关论文
共 50 条
  • [31] THE POLYBUS - A FLEXIBLE AND FAULT-TOLERANT MULTIPROCESSOR INTERCONNECTION
    MANNER, R
    DELUIGI, B
    SAALER, W
    SAUER, T
    WALTER, PV
    INTERFACES IN COMPUTING, 1984, 2 (01): : 45 - 68
  • [32] Graph-Logic Models of Hierarchical Fault-Tolerant Multiprocessor Systems
    Romankevich, Alexei M.
    Morozov, Kostiantyn, V
    Romankevich, Vitaliy A.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2019, 19 (07): : 151 - 156
  • [33] ARCHITECTURAL ELEMENTS OF A SYMMETRIC FAULT-TOLERANT MULTIPROCESSOR
    HOPKINS, AL
    SMITH, TB
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 498 - 505
  • [34] DISTRIBUTED RECOVERY IN FAULT-TOLERANT MULTIPROCESSOR NETWORKS
    YANNEY, RM
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (10) : 871 - 879
  • [35] DESIGN OF ALGORITHM-BASED FAULT-TOLERANT MULTIPROCESSOR SYSTEMS FOR CONCURRENT ERROR-DETECTION AND FAULT-DIAGNOSIS
    VINNAKOTA, B
    JHA, NK
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (10) : 1099 - 1106
  • [36] A fault-tolerant single-chip multiprocessor
    Yao, WB
    Wang, DS
    Zheng, WM
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 137 - 145
  • [37] Comments on "A Class of Fault-Tolerant Multiprocessor Networks"
    Kim, Jong-Seok
    Lee, Hyeong-Ok
    Kim, Sung Won
    IEEE TRANSACTIONS ON RELIABILITY, 2009, 58 (03) : 496 - 500
  • [38] A MULTIPROCESSOR WORKING AS A FAULT-TOLERANT CELLULAR AUTOMATON
    HANDLER, W
    COMPUTING, 1992, 48 (01) : 5 - 20
  • [39] ON AN OPTIMALLY FAULT-TOLERANT MULTIPROCESSOR NETWORK ARCHITECTURE
    SENGUPTA, A
    SEN, A
    BANDYOPADHYAY, S
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (05) : 619 - 623
  • [40] ATTEMPTO - AN EXPERIMENTAL FAULT-TOLERANT MULTIPROCESSOR SYSTEM
    DALCIN, M
    BRAUSE, R
    LUTZ, J
    DILGER, E
    RISSE, T
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (4-5): : 301 - 308