A HIGH-PERFORMANCE SELF-ALIGNED UMOSFET WITH A VERTICAL TRENCH CONTACT STRUCTURE

被引:7
|
作者
MATSUMOTO, S
OHNO, T
ISHII, H
YOSHINO, H
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, LSI LABS, ATSUGI 24301, JAPAN
[2] NIPPON TELEGRAPH & TEL PUBL CORP, ELECTR TECHNOL, ATSUGI 24301, JAPAN
关键词
D O I
10.1109/16.285036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We compare the electrical characteristics of a UMOSFET having a trench contact (TC-UMOS) for the source and the body regions with those of the conventional surface contact UMOSFET (SC-UMOS). For SC-UMOS, there exists an optimum cell pitch which gives the lowest on-resistance. Reducing the cell pitch beyond that point results in increased on-resistance because the source contact resistance increases as the cell pitch is further reduced. On the contrary, for TC-UMOS, the on-resistance decreases as the cell pitch is reduced because the source contact resistance does not change. These results show that TC-UMOS is more effective than SC-UMOS for reducing the on-resistance by scaling down of the cell pitch. The minimum specific on-resistance of TC-UMOS is 0.43 mOMEGA . cm2. Furthermore, the critical avalanche current of TC-UMOS is enhanced significantly compared with that of SC-UMOS because the base resistance of the parasitic npn-bipolar transistor of TC-UMOS is lower than that of SC-UMOS.
引用
收藏
页码:814 / 818
页数:5
相关论文
共 50 条
  • [21] A self-aligned vertical HBT for thin SOISiGeCBiCMOS
    Avenier, G
    Schwartzmann, T
    Chevalier, P
    Vandelle, B
    Rubaldo, L
    Dutartre, D
    Boissonnet, L
    Saguin, F
    Pantel, R
    Frégonèse, S
    Maneux, C
    Zimmer, T
    Chantre, A
    PROCEEDINGS OF THE 2005 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2005, : 128 - 131
  • [22] HIGH-PERFORMANCE BICMOS TECHNOLOGY WITH DOUBLE-POLYSILICON SELF-ALIGNED BIPOLAR DEVICES.
    Rajkanan, Kamal
    Gheewala, Tushar R.
    Diedrick, J.
    Electron device letters, 1987, EDL-8 (11): : 509 - 511
  • [23] A NOVEL TECHNOLOGY FOR SELF-ALIGNED CONTACT FORMATION
    SAKAMOTO, M
    SAITO, M
    HAMANO, K
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1982, 21 (01) : 147 - 152
  • [24] SELF-ALIGNED BIPOLAR-TRANSISTORS FOR HIGH-PERFORMANCE AND LOW-POWER-DELAY VLSI
    NING, TH
    ISAAC, RD
    SOLOMON, PM
    TANG, DDL
    YU, HN
    FETH, GC
    WIEDMANN, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) : 1010 - 1013
  • [25] High-Performance Phototransistors by Alumina Encapsulation of a 2D Semiconductor with Self-Aligned Contacts
    Liang, Guangda
    Wang, Yiming
    Zhang, Jiawei
    Kudrynskyi, Zakhar R.
    Kovalyuk, Zakhar
    Patane, Amalia
    Xin, Qian
    Song, Aimin
    ADVANCED ELECTRONIC MATERIALS, 2022, 8 (05)
  • [26] A HIGH-PERFORMANCE BICMOS TECHNOLOGY WITH DOUBLE-POLYSILICON SELF-ALIGNED BIPOLAR-DEVICES
    RAJKANAN, K
    GHEEWALA, TR
    DIEDRICK, J
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (11) : 509 - 511
  • [27] Self-aligned patterning technique for fabricating high-performance diamond sensor arrays with nanoscale precision
    Wang, Mengqi
    Sun, Haoyu
    Ye, Xiangyu
    Yu, Pei
    Liu, Hangyu
    Zhou, Jingwei
    Wang, Pengfei
    Shi, Fazhan
    Wang, Ya
    Du, Jiangfeng
    SCIENCE ADVANCES, 2022, 8 (38)
  • [28] Channel-Shortening Effect Suppression of a High-Mobility Self-Aligned Oxide TFT Using Trench Structure
    Kim, Junsung
    Kim, Do Hyung
    Cho, Seong-In
    Lee, Seung Hee
    Jeong, Wooseok
    Park, Sang-Hee Ko
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (12) : 1798 - 1801
  • [29] High-Performance Gate-Enhanced Power UMOSFET With Optimized Structure
    Wang, Ying
    Hu, Hai-Fan
    Jiao, Wen-Li
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (11) : 1281 - 1283
  • [30] HIGH POWER SELF-ALIGNED, TRENCH-IMPLANTED 4H-SiC JFETs
    Vamvoukakis, K.
    Stavrinidis, A.
    Stefanakis, D.
    Konstantinidis, G.
    Kayambaki, M.
    Zekentes, K.
    11TH EUROPEAN SPACE POWER CONFERENCE, 2017, 16