A HIGH-PERFORMANCE SELF-ALIGNED UMOSFET WITH A VERTICAL TRENCH CONTACT STRUCTURE

被引:7
|
作者
MATSUMOTO, S
OHNO, T
ISHII, H
YOSHINO, H
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, LSI LABS, ATSUGI 24301, JAPAN
[2] NIPPON TELEGRAPH & TEL PUBL CORP, ELECTR TECHNOL, ATSUGI 24301, JAPAN
关键词
D O I
10.1109/16.285036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We compare the electrical characteristics of a UMOSFET having a trench contact (TC-UMOS) for the source and the body regions with those of the conventional surface contact UMOSFET (SC-UMOS). For SC-UMOS, there exists an optimum cell pitch which gives the lowest on-resistance. Reducing the cell pitch beyond that point results in increased on-resistance because the source contact resistance increases as the cell pitch is further reduced. On the contrary, for TC-UMOS, the on-resistance decreases as the cell pitch is reduced because the source contact resistance does not change. These results show that TC-UMOS is more effective than SC-UMOS for reducing the on-resistance by scaling down of the cell pitch. The minimum specific on-resistance of TC-UMOS is 0.43 mOMEGA . cm2. Furthermore, the critical avalanche current of TC-UMOS is enhanced significantly compared with that of SC-UMOS because the base resistance of the parasitic npn-bipolar transistor of TC-UMOS is lower than that of SC-UMOS.
引用
收藏
页码:814 / 818
页数:5
相关论文
共 50 条
  • [1] AN ADVANCED HIGH-PERFORMANCE TRENCH-ISOLATED SELF-ALIGNED BIPOLAR TECHNOLOGY
    LI, GP
    NING, TH
    CHUANG, CT
    KETCHEN, MB
    TANG, DDL
    MAUER, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2246 - 2254
  • [2] NONOVERLAPPING SUPER SELF-ALIGNED DEVICE STRUCTURE FOR HIGH-PERFORMANCE VLSI
    CHIU, TY
    CHIN, GM
    LAU, MY
    HANSON, RC
    MORRIS, MD
    LEE, KF
    VOSHCHENKOV, AM
    SWARTZ, RG
    ARCHER, VD
    LIU, MTY
    FINEGAN, SN
    FEUER, MD
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (02) : 85 - 87
  • [3] A trench lateral power MOSFET using self-aligned trench bottom contact holes
    Fujishima, N
    Salama, CAT
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 359 - 362
  • [4] HIGH-PERFORMANCE SELF-ALIGNED (AL,GA)AS/(IN,GA)AS PSEUDOMORPHIC HIGFETS
    ABROKWAH, JK
    STEPHENS, JM
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (05) : 225 - 226
  • [5] A flash EEPROM cell with self-aligned trench transistor & isolation structure
    Nakagawa, K
    Yoshida, K
    Masuda, S
    Yoshino, A
    Sakai, I
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 124 - 125
  • [6] High-Performance CVD MoS2 Transistors with Self-Aligned Top-Gate and Bi Contact
    Li, Weisheng
    Fan, Dongxu
    Shao, Liangwei
    Huang, Futao
    Liang, Lei
    Li, Taotao
    Xu, Yifei
    Tu, Xuecou
    Wang, Peng
    Yu, Zhihao
    Shi, Yi
    Qiu, Hao
    Wang, Xinran
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [7] High-Performance GaN Vertical Schottky Barrier Diode With Self-Alignment Trench Structure
    Liu, Jiang
    Han, Chuanyu
    Yang, Mingchao
    Liu, Weihua
    Geng, Li
    Hao, Yue
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (09) : 5082 - 5087
  • [8] Self-aligned via and trench for metal contact in III-V semiconductor devices
    Zheng, JF
    Demir, HV
    Sabnis, VA
    Fidaner, O
    Harris, JS
    Miller, DAB
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (03): : 1117 - 1122
  • [9] HIGH-PERFORMANCE SELF-ALIGNED GATE ALGAAS/GAAS MODFET VOLTAGE COMPARATOR
    VOLD, PJ
    ARCH, DK
    TAN, KL
    AKINWANDE, AI
    CIRILLO, NC
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) : 431 - 433
  • [10] A SELF-ALIGNED SELECTIVE MBE TECHNOLOGY FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    SATO, F
    TAKEMURA, H
    TASHIRO, T
    HIRAYAMA, H
    HIROI, M
    KOYAMA, K
    NAKAMAE, M
    NEC RESEARCH & DEVELOPMENT, 1991, 32 (04): : 543 - 548