A NETWORK FLOW APPROACH TO THE RECONFIGURATION OF VLSI ARRAYS

被引：5

作者：

CODENOTTI, B ^{[1
]}

TAMASSIA, R ^{[1
]}

机构：

[1] BROWN UNIV,DEPT COMP SCI,PROVIDENCE,RI 02912

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 01期

关键词：

FAULT-TOLERANT SYSTEMS; NETWORK FLOW; SYSTOLIC ARRAYS; VLSI; WAFER SCALE INTEGRATION; WIRE LENGTH;

D O I：

10.1109/12.67329

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a new technique for reconfiguring a two-dimensional VLSI array with faulty cells and compare it to existing ones. Using a network flow model of the problem, we provide an algorithm for connecting the functional cells of the array so that they simulate a fault-free array of smaller size. The interconnection wires are routed inside horizontal and vertical channels according to the Manhattan model. Experimental results indicate that our algorithm has a good performance in practice.

引用

页码：118 / 121

页数：4

共 50 条

[21] Preprocessing Technique for Accelerating Reconfiguration of Degradable VLSI Arrays
Zhu, Yuanbo
Wu, Jigang
Lam, Siew-Kei
Srikanthan, Thambipillai
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2424 - 2427
[22] An improved reconfiguration algorithm for degradable VLSI/WSI arrays
Wu, JG
Srikanthan, T
JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (1-2) : 23 - 31
[23] Reconfiguration of high performance VLSI sub-arrays
Wu, J.
Srikanthan, T.
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (04): : 292 - 298
[24] APPROACH FOR THE RECONFIGURATION OF MULTIPIPELINE ARRAYS
KOO, P
LOMBARDI, F
SHEN, YN
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (03): : 131 - 137
[25] Efficient Reconfiguration Algorithm for Three-dimensional VLSI Arrays
Jiang, Guiyuan
Jigang, Wu
Sun, Jizhou
2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 261 - 265
[26] Reconfiguration algorithm for degradable VLSI/WSI arrays based on neural networks
Gao, L
Xu, J
8TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING, VOLS 1-3, PROCEEDING, 2001, : 1577 - 1580
[27] Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays
Jigang, Wu
Srikanthan, Thambipillai
Han, Xiaogang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (02) : 315 - 319
[28] Non-Backtracking Reconfiguration Algorithm for Three-dimensional VLSI Arrays
Jiang, Guiyuan
Wu, Jigang
Sun, Jizhou
PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 362 - 367
[29] RECONFIGURATION ALGORITHM OF FAULT-TOLERANT 2-DIMENSIONAL VLSI ARRAYS
KIM, JH
RHEE, P
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 394 - 397
[30] A genetic approach for the reconfiguration of degradable processor arrays
Fukushi, M
Fukushima, Y
Horiguchi, S
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 63 - 71

← 1 2 3 4 5 →