A NETWORK FLOW APPROACH TO THE RECONFIGURATION OF VLSI ARRAYS

被引：5

作者：

CODENOTTI, B ^{[1
]}

TAMASSIA, R ^{[1
]}

机构：

[1] BROWN UNIV,DEPT COMP SCI,PROVIDENCE,RI 02912

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 01期

关键词：

FAULT-TOLERANT SYSTEMS; NETWORK FLOW; SYSTOLIC ARRAYS; VLSI; WAFER SCALE INTEGRATION; WIRE LENGTH;

D O I：

10.1109/12.67329

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a new technique for reconfiguring a two-dimensional VLSI array with faulty cells and compare it to existing ones. Using a network flow model of the problem, we provide an algorithm for connecting the functional cells of the array so that they simulate a fault-free array of smaller size. The interconnection wires are routed inside horizontal and vertical channels according to the Manhattan model. Experimental results indicate that our algorithm has a good performance in practice.

引用

页码：118 / 121

页数：4

共 50 条

[1] RECONFIGURATION OF VLSI ARRAYS BY COVERING
LOMBARDI, F
SAMI, MG
STEFANELLI, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (09) : 952 - 965
[2] Reconfiguration of VLSI arrays by covering
Lombardi, Fabrizio, 1600, (08):
[3] Accelerating reconfiguration of degradable VLSI arrays
Wu, J.
Srikanthan, T.
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (04): : 383 - 389
[4] On the reconfiguration of degradable VLSI/WSI arrays
Low, CP
Leong, HW
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) : 1213 - 1221
[5] Testing and reconfiguration of VLSI linear arrays
De Prisco, R
Monti, A
Pagli, L
THEORETICAL COMPUTER SCIENCE, 1998, 197 (1-2) : 171 - 188
[6] RECONFIGURATION STRATEGIES FOR VLSI PROCESSOR ARRAYS AND TREES USING A MODIFIED DIOGENES APPROACH
BELKHALE, KP
BANERJEE, P
IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 83 - 96
[7] EFFICIENT ALGORITHMS FOR RECONFIGURATION IN VLSI/WSI ARRAYS
ROYCHOWDHURY, VP
BRUCK, J
KAILATH, T
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) : 480 - 489
[8] New reconfiguration algorithm for degradable VLSI Arrays
Wu Jigang
Srikanthan, Thambipillai
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1152 - +
[9] Optimal Reconfiguration of High-Performance VLSI Subarrays with Network Flow
Qian, Junyan
Zhou, Zhide
Gu, Tianlong
Zhao, Lingzhong
Chang, Liang
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (12) : 3575 - 3587
[10] Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays
Wu, Jigang
Han, Xiaogang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (07)

← 1 2 3 4 5 →