HIGH-PERFORMANCE INTERFACE ARCHITECTURES FOR CRYPTOGRAPHIC HARDWARE

被引：0
|
作者：
ANDERSON, DP
RANGAN, PV
机构：
来源：
LECTURE NOTES IN COMPUTER SCIENCE | 1988年 / 304卷
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：301 / 309
页数：9
相关论文
共 50 条
  • [31] High-performance hardware for function generation
    Cao, J
    Wei, BWY
    13TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1997, : 184 - 188
  • [32] Cryptographic security for a high-performance distributed file system
    Pletka, Roman
    Cachin, Christian
    24TH IEEE CONFERENCE ON MASS STORAGE SYSTEMS AND TECHNOLOGIES, PROCEEDINGS, 2007, : 227 - +
  • [33] Vale: Verifying High-Performance Cryptographic Assembly Code
    Bond, Barry
    Hawblitzel, Chris
    Kapritsos, Manos
    Leino, K. Rustan M.
    Lorch, Jacob R.
    Parno, Bryan
    Rane, Ashay
    Setty, Srinath
    Thompson, Laure
    PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), 2017, : 917 - 934
  • [34] High Performance and Low Power Hardware Implementation for Cryptographic Hash Functions
    Zhang, Yunlong
    Kim, Joohee
    Choi, Ken
    Shon, Taeshik
    INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2014,
  • [35] PERFORMANCE ISSUES IN HIGH-PERFORMANCE TRANSACTION PROCESSING ARCHITECTURES
    BHIDE, A
    STONEBRAKER, M
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 359 : 277 - 300
  • [36] High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
    Anand D Darji
    Shailendra Singh Kushwah
    Shabbir N Merchant
    Arun N Chandorkar
    EURASIP Journal on Image and Video Processing, 2014 (1)
  • [37] High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
    Darji, Anand D.
    Kushwah, Shailendra Singh
    Merchant, Shabbir N.
    Chandorkar, Arun N.
    EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2014,
  • [38] High-Performance Computing System Architectures: Design and Performance
    Bagherzadeh, Nader
    Sarbazi-Azad, Hamid
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (05): : 257 - 258
  • [39] HIGH-PERFORMANCE ANALOG TO DIGITAL CONVERTER ARCHITECTURES
    KOEN, M
    PROCEEDINGS OF THE 1989 BIPOLAR CIRCUITS AND TECHNOLOGY MEETING, 1989, : 35 - 43
  • [40] High-performance architectures for elementary function generation
    Cao, J
    Wei, BWY
    Cheng, J
    ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 136 - 144
12345