HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS, .1.

被引：18
|
作者：
TOMASEVIC, M
MILUTINOVIC, V
机构：
[1] UNIV BELGRADE,SCH ELECT ENGN,YU-11000 BELGRADE,YUGOSLAVIA
[2] MIHAILO PUPIN INST,BELGRADE,YUGOSLAVIA
来源：
IEEE MICRO | 1994年 / 14卷 / 05期
关键词：
D O I：
10.1109/MM.1994.363067
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Improving performance and scalability in shared-memory multiprocessors requires an appropriate solution to the well-known cache coherence problem. Hardware schemes-highly convenient because of their transparency for software-offer fully dynamic solutions with an ability to achieve high performance. We discuss the principles of the two major groups of hardware protocols and summarize relevant representatives. In Part 2 of this two-part series, we also consider the coherence problem in multilevel caches and cache coherence maintenance in large-scale shared-memory multiprocessors.
引用
收藏
页码：52 / 59
页数：8
相关论文
共 50 条
  • [21] An integrated hardware/software data prefetching scheme for shared-memory multiprocessors
    Gornish, EH
    Veidenbaum, A
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1999, 27 (01) : 35 - 70
  • [22] A simple hardware prefetching scheme using sequentiality for shared-memory multiprocessors
    Tcheun, MK
    Maeng, SR
    Cho, JW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (11): : 1055 - 1063
  • [23] Simple hardware prefetching scheme using sequentiality for shared-memory multiprocessors
    Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of
    IEICE Trans Inf Syst, 11 (1055-1063):
  • [24] Direct coherence: Bringing together performance and scalability in shared-memory multiprocessors
    Ros, Alberto
    Acacio, Manuel E.
    Garcia, Jose M.
    HIGH PERFORMANCE COMPUTING - HIPC 2007, PROCEEDINGS, 2007, 4873 : 147 - 160
  • [25] Performance evaluation and cost analysis of cache protocol extensions for shared-memory multiprocessors
    Dahlgren, F
    Dubois, M
    Stenstrom, P
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (10) : 1041 - 1055
  • [26] MEMORY ACCESS DEPENDENCIES IN SHARED-MEMORY MULTIPROCESSORS
    DUBOIS, M
    SCHEURICH, C
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (06) : 660 - 673
  • [27] Memory latency in distributed shared-memory multiprocessors
    Motlagh, BS
    DeMara, RF
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 134 - 137
  • [28] PARALLELIZING PROLOG ON SHARED-MEMORY MULTIPROCESSORS
    GAO, YQ
    WANG, DX
    QIU, XL
    HWANG, ZY
    HU, SR
    LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, 1991, 567 : 318 - 335
  • [29] CIRCUIT SIMULATION ON SHARED-MEMORY MULTIPROCESSORS
    SADAYAPPAN, P
    VISVANATHAN, V
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (12) : 1634 - 1642
  • [30] REDUCING CONTENTION IN SHARED-MEMORY MULTIPROCESSORS
    STENSTROM, P
    COMPUTER, 1988, 21 (11) : 26 - 35
12345