HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS, .1.

被引：18
|
作者：
TOMASEVIC, M
MILUTINOVIC, V
机构：
[1] UNIV BELGRADE,SCH ELECT ENGN,YU-11000 BELGRADE,YUGOSLAVIA
[2] MIHAILO PUPIN INST,BELGRADE,YUGOSLAVIA
来源：
IEEE MICRO | 1994年 / 14卷 / 05期
关键词：
D O I：
10.1109/MM.1994.363067
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Improving performance and scalability in shared-memory multiprocessors requires an appropriate solution to the well-known cache coherence problem. Hardware schemes-highly convenient because of their transparency for software-offer fully dynamic solutions with an ability to achieve high performance. We discuss the principles of the two major groups of hardware protocols and summarize relevant representatives. In Part 2 of this two-part series, we also consider the coherence problem in multilevel caches and cache coherence maintenance in large-scale shared-memory multiprocessors.
引用
收藏
页码：52 / 59
页数：8
相关论文
共 50 条
  • [1] HARDWARE APPROACHES TO CACHE COHERENCE IN SHARED-MEMORY MULTIPROCESSORS .2.
    TOMASEVIC, M
    MILUTINOVIC, V
    IEEE MICRO, 1994, 14 (06) : 61 - 66
  • [2] SCALABLE CACHE COHERENCE FOR SHARED-MEMORY MULTIPROCESSORS
    THAPAR, M
    DELAGI, BA
    FLYNN, MJ
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 591 : 1 - 12
  • [3] Cache Coherence Protocols in Shared-Memory Multiprocessors
    Lian, Xiuzhen
    Ning, Xiaoxi
    Xie, Mingren
    Yu, Farong
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2015, 17 : 286 - 289
  • [4] CACHE INVALIDATION PATTERNS IN SHARED-MEMORY MULTIPROCESSORS
    GUPTA, A
    WEBER, WD
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (07) : 794 - 810
  • [5] CACHE COHERENCE IN LARGE-SCALE SHARED-MEMORY MULTIPROCESSORS - ISSUES AND COMPARISONS
    LILJA, DJ
    COMPUTING SURVEYS, 1993, 25 (03) : 303 - 338
  • [6] SEQUENTIAL HARDWARE PREFETCHING IN SHARED-MEMORY MULTIPROCESSORS
    DAHLGREN, F
    DUBOIS, M
    STENSTROM, P
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (07) : 733 - 746
  • [7] USING WRITE CACHES TO IMPROVE PERFORMANCE OF CACHE COHERENCE PROTOCOLS IN SHARED-MEMORY MULTIPROCESSORS
    DAHLGREN, F
    STENSTROM, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 26 (02) : 193 - 210
  • [8] COOPERATIVE SHARED-MEMORY - SOFTWARE AND HARDWARE FOR SCALABLE MULTIPROCESSORS
    HILL, MD
    LARUS, JR
    REINHARDT, SK
    WOOD, DA
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (04): : 300 - 318
  • [9] Hardware fault containment in scalable shared-memory multiprocessors
    Teodosiu, D
    Baxter, J
    Govil, K
    Chapin, J
    Rosenblum, M
    Horowitz, M
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 73 - 84
  • [10] Token coherence: A new framework for shared-memory multiprocessors
    Martin, MMK
    Hill, MD
    Wood, DA
    IEEE MICRO, 2003, 23 (06) : 108 - 116
12345