FLEXIBLE ARCHITECTURE LETS 32-BIT RISC PROCESSOR SATISFY MULTIMEDIA APPLICATIONS

被引：0
|
作者：
FLETCHER, P
机构：
来源：
ELECTRONIC DESIGN | 1994年 / 42卷 / 22期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：40 / 42
页数：3
相关论文
共 50 条
  • [1] A 32-BIT RISC ARCHITECTURE FOR EMBEDDED APPLICATIONS
    WILSON, I
    ELECTRONIC ENGINEERING, 1988, 60 (738): : 91 - &
  • [2] Verification of a 32-bit RISC processor core
    Kasanko, T
    Nurmi, J
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
  • [3] 32-bit RISC Processor with Floating Point Unit for DSP Applications
    Palekar, Sangeeta
    Narkhede, Nitin
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066
  • [4] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
  • [5] Design of 32-bit RISC processor and efficient verification
    Jeong, GY
    Park, JS
    KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
  • [6] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE
    STOCKTON, JF
    FARRELL, JJ
    ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
  • [7] Design and Implementation of 32-bit Functional Unit for RISC architecture applications
    Samanth, Rashmi
    Amin, Ashwini
    Nayak, Subramanya G.
    2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
  • [8] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core
    Le-Huu, Khoi-Nguyen
    Ho, Diem
    Dinh-Duc, Anh-Vu
    Vu, Thanh T.
    2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
  • [9] SHA-3 Instruction Set Extension for A 32-bit RISC Processor Architecture
    Eissa, Ahmed S.
    Elmohr, Mahmoud A.
    Saleh, Mostafa A.
    Ahmed, Khaled E.
    Farag, Mohammed M.
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 233 - 234
  • [10] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR
    CARBALLO, PP
    SARMIENTO, R
    NUNEZ, A
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
12345