Design of a chip destructible hardware Trojan

被引:1
作者
Li, Jun [1 ]
Sui, Qiang [1 ]
Chi, Ming [2 ]
Chen, Jihua [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha, Hunan, Peoples R China
[2] Xian Commun Inst, Xian, Peoples R China
来源
2016 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C) | 2016年
关键词
Hardware Trojans; Latch up effect; device simulation;
D O I
10.1109/IS3C.2016.167
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Nowadays, the security of chip is getting more important. The research of hardware Trojans, which is closely related with the security of the chip, is becoming a new research hotspot. In this paper, based on the main technology of chip manufacturing and the latch up effect of CMOS process, a physical destruction hardware Trojan based on the latch up effect is designed. In the activation of the hardware Trojan trigger latch up effect, resulting in a short circuit current in the chip circuit and cause irreversible damage. The research is based on 65nm bulk silicon process and make inverter as an example, combined with the actual full custom layout of hardware Trojan, equivalent simulation shows that the design of a chip destructible hardware Trojan is feasible.
引用
收藏
页码:648 / 651
页数:4
相关论文
共 10 条
[1]  
[Anonymous], 2011, INTRO HARDWARE SECUR
[2]   Hardware Trojan Attacks: Threat Analysis and Countermeasures [J].
Bhunia, Swarup ;
Hsiao, Michael S. ;
Banga, Mainak ;
Narasimhan, Seetharam .
PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1229-1247
[3]   Hardware Trojan: Threats and Emerging Solutions [J].
Chakraborty, Rajat Subhra ;
Narasimhan, Seetharam ;
Bhunia, Swarup .
2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, 2009, :166-171
[4]  
Cheng X J, 2006, CHINESE J ELECT DEVI
[5]  
Cui Xiaotong, 2014, DAC 14, P2
[6]  
Dupuis Sophie, 5506 CNRS UMR, P1
[7]  
Georgios Nektarios, 6 EMBEDDED SYSTEMS C, P1
[8]   Experiences in Hardware Trojan Design and Implementation [J].
Jin, Yier ;
Kupp, Nathan ;
Makris, Yiorgos .
2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2009, :50-+
[9]  
Mark(Mohammad Tehranipoor), 2014, 27 INT C VLSI DES 20, P5
[10]   EXPERIMENTAL STUDY AND SPICE SIMULATION OF CMOS INVERTERS LATCH-UP EFFECTS DUE TO HIGH POWER MICROWAVE INTERFERENCE [J].
Wang, H. ;
Li, J. ;
Li, H. ;
Xiao, K. ;
Chen, H. .
PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2008, 87 (313-330) :313-330