PSEUDORANDOM TEST-GENERATION FOR COMPLEX LOGIC-CIRCUITS

被引:0
作者
SHTREJMIKIS, AZ
TARGAMADZE, AE
机构
来源
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1992年 / 03期
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
引用
收藏
页码:69 / 76
页数:8
相关论文
共 50 条
[41]   DESIGN LOGIC-CIRCUITS LOGICALLY [J].
CHEN, PI .
HYDRAULICS & PNEUMATICS, 1976, 29 (06) :59-60
[42]   TEST-GENERATION [J].
KARJALAINEN, J .
MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5) :353-353
[43]   COST-EFFECTIVE GENERATION OF MINIMAL TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS [J].
KAJIHARA, S ;
POMERANZ, I ;
KINOSHITA, K ;
REDDY, SM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) :1496-1504
[44]   COMPLEXITY OF TESTS FOR LOGIC-CIRCUITS [J].
KARKOURI, Y ;
ABOULHAMID, EM .
TSI-TECHNIQUE ET SCIENCE INFORMATIQUES, 1990, 9 (04) :273-287
[45]   CMOS TERNARY LOGIC-CIRCUITS [J].
WU, XW ;
PROSSER, FP .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (01) :21-27
[46]   GENTEST - AN AUTOMATIC TEST-GENERATION SYSTEM FOR SEQUENTIAL-CIRCUITS [J].
CHENG, WT ;
CHAKRABORTY, TJ .
COMPUTER, 1989, 22 (04) :43-49
[47]   COMMENTS ON SYSTEMATIC PROCEDURE FOR TEST-GENERATION OF PAL BASED CIRCUITS [J].
NALE, AS .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (02) :106-108
[48]   METHODS OF IDENTIFICATION AND UTILIZATION OF REGULAR PROPERTIES OF LOGIC-CIRCUITS IN TEST SYNTHESIS [J].
NEMOLOCHNOV, OF ;
ZVJAGIN, VF ;
KUKUSHKIN, BA .
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1981, (01) :59-63
[49]   SYSTEMATIC PROCEDURE FOR TEST-GENERATION OF PAL-BASED CIRCUITS [J].
LALA, PK ;
SHEN, S .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (02) :142-149
[50]   PROGRAMMABLE LOGIC-ARRAYS WITH THE PROPERTIES OF EASY TEST-GENERATION [J].
MIN, YH .
SCIENCE IN CHINA SERIES A-MATHEMATICS PHYSICS ASTRONOMY & TECHNOLOGICAL SCIENCES, 1990, 33 (12) :1501-1518