PSEUDORANDOM TEST-GENERATION FOR COMPLEX LOGIC-CIRCUITS

被引：0
作者：
SHTREJMIKIS, AZ
TARGAMADZE, AE
机构：
来源：
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1992年 / 03期
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：69 / 76
页数：8
相关论文
共 50 条
[31]   AN AUTOMATIC TEST-GENERATION SYSTEM FOR LARGE DIGITAL CIRCUITS [J].
FUNATSU, S ;
KAWAI, M .
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05) :54-60
[32]   RELIABILITY EVALUATION OF LOGIC-CIRCUITS [J].
ROCA, JL .
MICROELECTRONICS AND RELIABILITY, 1985, 25 (02) :257-260
[33]   RELIABILITY ANALYSIS OF LOGIC-CIRCUITS [J].
DESMARAIS, P ;
KRIEGER, M .
MICROELECTRONICS AND RELIABILITY, 1977, 16 (01) :29-33
[34]   MINIATURIZATION OF JOSEPHSON LOGIC-CIRCUITS [J].
KO, H ;
VANDUZER, T .
IEEE TRANSACTIONS ON MAGNETICS, 1985, 21 (02) :725-728
[35]   AN ALGORITHM FOR THE PARTITIONING OF LOGIC-CIRCUITS [J].
ROBERTS, MW ;
LALA, PK .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (04) :113-118
[36]   INTELLIGENT BACKTRACKING IN TEST-GENERATION FOR COMBINATIONAL-CIRCUITS [J].
ZENG, WB ;
WEI, DZ .
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, :48-51
[37]   TEST-GENERATION AND VERIFICATION FOR HIGHLY SEQUENTIAL-CIRCUITS [J].
GHOSH, A ;
DEVADAS, S ;
NEWTON, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) :652-667
[38]   A TEST-GENERATION SYSTEM USING A LOGIC SIMULATION ENGINE [J].
TAKAYAMA, K ;
HIROSE, F ;
KAWATO, N .
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1991, 27 (03) :285-289
[39]   RELIABLE SYNTHESIS OF LOGIC-CIRCUITS [J].
TARASOV, VV .
CYBERNETICS AND SYSTEMS ANALYSIS, 1992, 28 (03) :472-476
[40]   MACROMODELING OF JOSEPHSON LOGIC-CIRCUITS [J].
CROZAT, P ;
OUSLIMANI, A ;
HAFDALLAH, H ;
ADDE, R .
IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (03) :1217-1220
12345