PSEUDORANDOM TEST-GENERATION FOR COMPLEX LOGIC-CIRCUITS

被引：0
作者：
SHTREJMIKIS, AZ
TARGAMADZE, AE
机构：
来源：
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1992年 / 03期
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：69 / 76
页数：8
相关论文
共 50 条
[1]   AN EFFICIENT DELAY TEST-GENERATION SYSTEM FOR COMBINATIONAL LOGIC-CIRCUITS [J].
PARK, ES ;
MERCER, MR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (07) :926-938
[2]   APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - REPLY [J].
LALA, PK ;
MISSEN, JI .
DIGITAL PROCESSES, 1980, 6 (01) :109-109
[3]   FAST TEST-GENERATION AND PARTIAL TESTING FOR COMBINATIONAL LOGIC-CIRCUITS [J].
LIU, J .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (05) :739-746
[4]   APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - COMMENTS [J].
AGARWAL, VK .
DIGITAL PROCESSES, 1980, 6 (01) :105-109
[5]   TEST-GENERATION FOR COMBINATIONAL LOGIC-CIRCUITS USING INFORMATION-THEORY [J].
STIGALL, PD ;
ERTEN, YM .
COMPUTERS & ELECTRICAL ENGINEERING, 1986, 12 (1-2) :51-63
[6]   A NEW FAULT INDEPENDENT TEST-GENERATION ALGORITHM FOR COMBINATIONAL LOGIC-CIRCUITS [J].
OSMAN, MY ;
ALDEEB, MM .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (06) :1321-1337
[7]   APPLICATION OF FAULT FOLDING IN TEST GENERATION FOR LOGIC-CIRCUITS [J].
LALA, PK ;
MISSEN, JI .
DIGITAL PROCESSES, 1978, 4 (02) :109-120
[8]   FAST TEST-GENERATION FOR M-LOGIC COMBINATIONAL-CIRCUITS [J].
TABAKOW, IG .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) :57-62
[9]   ON CLOSEDNESS AND TEST COMPLEXITY OF LOGIC-CIRCUITS [J].
FUJIWARA, H .
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (08) :556-562
[10]   ON THE TRANSFORMATION OF COMPLEX REGULAR LOGIC-CIRCUITS [J].
KONDRATIEV, VN ;
KRAVCHENKO, VF ;
RVACHEV, VL .
DOKLADY AKADEMII NAUK SSSR, 1990, 312 (04) :808-814
12345