DESIGN OF SUB SAMPLING FILTER ARCHITECTURE FOR DISCRETE WAVELET TRANSFORM

被引:0
|
作者
Nirmala, R. [1 ]
Sekar, Sathiya K. [2 ]
机构
[1] Vivekanandha Coll Engn Women, Dept ECE, Ellayampalayam, Tiruchengode, India
[2] SA Engn Coll, Dept EEE, Madras, Tamil Nadu, India
关键词
VLSI circuits; Discrete Wavelet Transform; Bough Wooley Multiplier; Transistors; LTSpice IV tool;
D O I
暂无
中图分类号
Q5 [生物化学]; Q7 [分子生物学];
学科分类号
071010 ; 081704 ;
摘要
Power dissipation and area reduction is the main constraint in the present scenario of VLSI circuits. The power dissipation of the circuit is mainly due to static or leakage power. The leakage power contributes to about 50% of the power dissipation in all the devices that are used in our day to day life. Discrete Wavelet Transform (DWT) has more advantages compared with FFT and DCT and it has many applications. Design of VLSI architecture of DWT is very important in the present scenario. To get better efficiency and throughput, DWT architecture is proposed with sub sampling filter with array multiplier and ripple carry adder. In the existing system, Carry save adder and Bough Wooley multiplier were used to design a subsampling filters, resulting that the power dissipation and number of transistors required are more which leads to complexity. In the proposed method the number of transistors required to design the sub sampling filter and power dissipation are measured using LTSpice IV tool which is less compared with existing filter.
引用
收藏
页码:82 / 88
页数:7
相关论文
共 50 条
  • [1] Simplified biorthogonal discrete wavelet transform for VLSI architecture design
    Hannu Olkkonen
    Juuso T. Olkkonen
    Signal, Image and Video Processing, 2008, 2 : 101 - 105
  • [2] Multi-level Discrete Wavelet Transform Architecture Design
    Dia, Dhaha
    Zeghid, Medien
    Saidani, Taoufik
    Atri, Mohamed
    Bouallegue, Belgacem
    Machhout, Mohsen
    Tourki, Rached
    WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 191 - +
  • [3] Simplified biorthogonal discrete wavelet transform for VLSI architecture design
    Olkkonen, Hannu
    Olkkonen, Juuso T.
    SIGNAL IMAGE AND VIDEO PROCESSING, 2008, 2 (02) : 101 - 105
  • [4] A VLSI architecture for discrete wavelet transform
    Chen, XY
    Zhou, T
    Zhang, QL
    Li, W
    Min, H
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1003 - 1006
  • [5] VLSI architecture for discrete wavelet transform
    Zhou, Ting
    Chen, Xuyun
    Zhang, Qianling
    Min, Hao
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1997, 18 (03): : 180 - 183
  • [6] VLSI ARCHITECTURE FOR THE DISCRETE WAVELET TRANSFORM
    KNOWLES, G
    ELECTRONICS LETTERS, 1990, 26 (15) : 1184 - 1185
  • [7] Lifting factorization-based discrete wavelet transform architecture design
    Jiang, WQ
    Ortega, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (05) : 651 - 657
  • [8] Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
    Yu, C
    Hsieh, CA
    Chen, SJ
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 237 - 240
  • [9] Asynchronous filter banks for discrete wavelet transform
    Thompson, DP
    Peacock, AM
    Renshaw, D
    Allan, GA
    ELECTRONICS LETTERS, 2001, 37 (15) : 983 - 984
  • [10] An Efficient VLSI Architecture for Discrete Wavelet Transform
    Hsia, Chih-Hsien
    Yang, Jia-Hao
    Wang, Weihua
    2015 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2015, : 684 - 687