MODELING AND TEST VERIFICATION FOR HARDENED INTEGRATED-CIRCUITS

被引：2

|

作者：

KLEINER, CT

HAAS, R

DEMARTINO, V

NELSON, J

VENANZI, E

WEEKS, C

MESSENGER, GC

机构：

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1979年 / 26卷 / 06期

关键词：

D O I：

10.1109/TNS.1979.4330224

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：4763 / 4768

页数：6

相关论文

共 50 条

[21] THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS - COMMENT
DEMEY, G
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (04) : 542 - 543
[22] PROCESS AND DEVICE MODELING FOR THE DEVELOPMENT OF INTEGRATED-CIRCUITS
TIELERT, R
WERNER, C
WIEDER, AW
SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1982, 11 (04): : 190 - 198
[23] INTEGRATED-CIRCUITS
BURSKY, D
ELECTRONIC DESIGN, 1983, 31 (20) : 172 - &
[24] MODELING RAPID ANNEALING IN DIGITAL INTEGRATED-CIRCUITS
DUNCAN, LW
MALLON, CE
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) : 4750 - 4757
[25] TECHNOLOGICAL ADVANCES IN MANUFACTURE OF RADIATION-HARDENED CMOS INTEGRATED-CIRCUITS
PIKOR, A
REISS, EM
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1977, 24 (06) : 2047 - 2050
[26] MICROSTRIP DISCONTINUITY MODELING FOR MILLIMETRIC INTEGRATED-CIRCUITS
KATEHI, PB
ALEXOPOULOS, NG
MICROWAVES & RF, 1985, 24 (05) : 189 - 189
[27] FAULT MODELING FOR DIGITAL MOS INTEGRATED-CIRCUITS
HAYES, JP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (03) : 200 - 208
[28] MODELING OF COUPLED INTERCONNECT LINES FOR INTEGRATED-CIRCUITS
YUAN, JS
EISENSTADT, WR
LIOU, JJ
INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (04) : 751 - 764
[29] MOS DEVICE MODELING FOR SILICON INTEGRATED-CIRCUITS
MOLE, PJ
PHYSICS IN TECHNOLOGY, 1986, 17 (06): : 254 - 259
[30] ELECTRON-BEAM TEST TECHNIQUES FOR INTEGRATED-CIRCUITS
MENZEL, E
KUBALEK, E
SCANNING ELECTRON MICROSCOPY, 1981, : 305 - 322

← 1 2 3 4 5 →