DESIGN FOR A HIGH-SPEED MOS ASSOCIATIVE MEMORY

被引：7
|
作者：
LEA, RM
机构：
来源：
ELECTRONICS LETTERS | 1972年 / 8卷 / 15期
关键词：
D O I：
10.1049/el:19720285
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：391 / +
页数：1
相关论文
共 50 条
  • [21] DESIGN CONSIDERATIONS FOR A HIGH-SPEED BIPOLAR READ-ONLY MEMORY
    BARRETT, JC
    BERGH, A
    HORNAK, T
    PRICE, JE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (05) : 196 - &
  • [22] High-Speed Voltage-Control Spintronics Memory (High-Speed VoCSM)
    Yoda, H.
    Sugiyama, H.
    Inokuchi, T.
    Kato, Y.
    Ohsawa, Y.
    Abe, K.
    Shimomura, N.
    Saito, Y.
    Shirotori, S.
    Koi, K.
    Altansargai, B.
    Oikawa, S.
    Shimizu, M.
    Ishikawa, M.
    Ikegami, K.
    Kamiguchi, Y.
    Fujita, S.
    Kurobe, A.
    2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, : 165 - 168
  • [23] Design of a high-speed optical interconnect for scalable shared memory multiprocessors
    Kodi, AK
    Louri, A
    12TH ANNUAL IEEE SYMPOSIUM ON HIGH PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2004, : 92 - 97
  • [24] HIGH-SPEED 16-KBIT N-MOS RANDOM-ACCESS MEMORY
    ITOH, K
    SHIMOHIGASHI, K
    CHIBA, K
    TANIGUCHI, K
    KAWAMOTO, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (05) : 585 - 590
  • [25] HIGH-SPEED SUBMICRON BICMOS MEMORY
    TAKADA, M
    NAKAMURA, K
    YAMAZAKI, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (03) : 497 - 505
  • [26] In defence of high-speed memory scanning
    Sternberg, Saul
    QUARTERLY JOURNAL OF EXPERIMENTAL PSYCHOLOGY, 2016, 69 (10): : 2020 - 2075
  • [27] Developing high-speed memory interfaces
    Mohanty, Sid
    ELECTRONICS WORLD, 2007, 113 (1853): : 26 - 29
  • [28] TUNNEL DIODE HIGH-SPEED MEMORY
    TAKAHASHI, S
    ISHII, O
    NAKAZAWA, K
    MURATA, K
    COMMUNICATIONS OF THE ACM, 1962, 5 (06) : 323 - 323
  • [29] HIGH-SPEED MEMORY BOARDS FOR ATS
    NANCE, B
    BYTE, 1987, 12 (14): : 124 - &
  • [30] HIGH-SPEED MEMORY-SYSTEMS
    POHM, AV
    COMPUTER, 1984, 17 (10) : 162 - 171
12345