BURIED-CHANNEL MOSFET MODEL FOR SPICE

被引：9

作者：

VANDERTOL, MJ ^{[1
]}

CHAMBERLAIN, SG ^{[1
]}

机构：

[1] UNIV WATERLOO,DEPT ELECT ENGN,WATERLOO N2L 3G1,ONTARIO,CANADA

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1991年 / 10卷 / 08期

关键词：

D O I：

10.1109/43.85739

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A buried-channel (BC) MOSFET model is not currently available in the Berkeley version of SPICE 3. In this paper we present a new BC-MOSFET model for dc, transient and small-signal circuit simulation which we incorporated into SPICE 3B1. Our model includes all of the modes of operation inherent to the BC-MOSFET including the partial modes of operation. Inclusion of these partial modes of operation within the BC-MOSFET charge model distinguishes our model from those proposed to date. In our model the dc characteristics cater to the secondary effects as surface scattering and velocity saturation through the use of mobility models. Further, our treatment of the mobility in the BC-MOSFET model is more thorough. The bulk and surface mobilities are treated as being dependent up to the channel potential and as a result must be evaluated within the integration of the drain current. This results in a more accurate profile of the mobility along the device channel. A number of examples are presented to illustrate our model. These results are compared to experimental measurements and show good agreement.

引用

页码：1015 / 1035

页数：21

共 50 条

[21] CHANNEL POTENTIAL AND CHANNEL WIDTH IN NARROW BURIED-CHANNEL MOSFETS [J].

BURKEY, BC ;

LUBBERTS, G ;

TRABKA, EA ;

TREDWELL, TJ .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (04) :423-429

[22] DEVICE MODEL FOR BURIED-CHANNEL CCDS AND MOSFETS WITH GAUSSIAN IMPURITY PROFILES [J].

TAYLOR, GW ;

CHATTERJEE, PK ;

CHAO, HH .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (01) :199-208

[23] Improved noise performance from the next-generation buried-channel p-MOSFET SiSeROs [J].

Chattopadhyay, Tanmoy ;

Herrmann, Sven ;

Kaplan, Matthew ;

Orel, Peter ;

Donlon, Kevan ;

Prigozhin, Gregory ;

Morris, Glenn ;

Cooper, Michael ;

Malonis, Andrew ;

Allen, Steven W. ;

Bautz, Marshall W. ;

Leitz, Chris .

JOURNAL OF ASTRONOMICAL TELESCOPES INSTRUMENTS AND SYSTEMS, 2023, 9 (02)

[24] Threshold voltage control in buried-channel MOSFETs [J].

Bulucea, C ;

Kerr, D .

SOLID-STATE ELECTRONICS, 1997, 41 (09) :1345-1354

[25] DESIGN CONSIDERATIONS FOR SUBMICROMETER BURIED-CHANNEL MOSFETS [J].

FICHTNER, W .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (11) :2178-2178

[26] THRESHOLD AND SUB-THRESHOLD CHARACTERISTICS THEORY FOR A VERY SMALL BURIED-CHANNEL MOSFET USING A MAJORITY-CARRIER DISTRIBUTION MODEL [J].

OMURA, Y ;

OHWADA, K .

SOLID-STATE ELECTRONICS, 1981, 24 (04) :301-308

[27] ANOMALOUS PUNCHTHROUGH IN ULSI BURIED-CHANNEL MOSFETS [J].

SKOTNICKI, T ;

MERCKEL, G ;

PEDRON, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2548-2556

[28] Electrical properties of GeSi surface- and buried-channel p-MOSFET's fabricated by Ge implantation [J].

Jiang, H ;

Elliman, RG .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (01) :97-103

[29] Effects of tungsten polycidation on the hot-carrier degradation in buried-channel LDD p-MOSFET's [J].

Ang, DS ;

Ling, CH .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1996, 35 (12A) :L1572-L1574

[30] Improvement of deep submicron buried-channel p-MOSFET by as and P co-implantation for punchthrough stopper [J].

Son, J ;

Lee, SD ;

Huh, K ;

Hwang, J .

1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, :18-19

← 1 2 3 4 5 →