LAYOUT INCLUDING PARASITICS FOR PRINTED-CIRCUIT BOARDS

被引：0

作者：

WAWRYN, K

机构：

[1] Technical Univ of Koszalin, Koszalin, Pol, Technical Univ of Koszalin, Koszalin, Pol

来源：

关键词：

D O I：

10.1002/cta.4490160202

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：107 / 128

页数：22

共 14 条

[1]

Antriech K. J., 1982, IEEE INT S CIRCUITS, P481

[2]

Berry R.W., 1968, THIN FILM TECHNOLOGY

[3]

CALAHAN DA, 1972, COMPUTER AIDED NETWO

[4]

CROCKER NR, 1972, COMPUTER AIDED PLACE

[5] ACCEL - AUTOMATED CIRCUIT CARD ETCHING LAYOUT [J].

FISK, CJ ;

CASKEY, DL ;

WEST, LE .

PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (11) :1971-+

[6] CONNECTION ROUTING ALGORITHM FOR PRINTED CIRCUIT BOARDS [J].

GEYER, JM .

IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01) :95-+

[7] R-DIMENSIONAL QUADRATIC PLACEMENT ALGORITHM [J].

HALL, KM .

MANAGEMENT SCIENCE SERIES A-THEORY, 1970, 17 (03) :219-229

[8]

Lee CY, 1961, IRE T ELECTRON COMPU, VEC-10, P346, DOI DOI 10.1109/TEC.1961.5219222

QUINN, NR ;

BREUER, MA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (06) :377-388

[10]

WAWRYN K, 1983, NATIONAL C NETWORK T, P497