CACHE MEMORY ORGANIZATION TO ENHANCE THE YIELD OF HIGH-PERFORMANCE VLSI PROCESSORS

被引：42
|
作者：
SOHI, GS
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 04期
关键词：
D O I：
10.1109/12.21141
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：484 / 492
页数：9
相关论文
共 50 条
  • [41] HiPCrypto: A high-performance VLSI cryptographic chip
    Salomao, SLC
    Alves, VC
    Filho, EMC
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 7 - 11
  • [42] A VLSI high-performance encoder with priority lookahead
    Delgado-Frias, JG
    Nyathi, J
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 59 - 64
  • [43] Power/performance advantages of victim buffer in high-performance processors
    Albera, G
    Bahar, RI
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 43 - 51
  • [44] IOb-Cache: A High-Performance Configurable Open-Source Cache
    Roque, Joao, V
    Lopes, Joao D.
    Vestias, Mario P.
    de Sousa, Jose T.
    ALGORITHMS, 2021, 14 (08)
  • [45] 3D Stacking of High-Performance Processors
    Emma, Philip
    Buyuktosunoglu, Alper
    Healy, Michael
    Kailas, Krishnan
    Puente, Valentin
    Yu, Roy
    Hartstein, Allan
    Bose, Pradip
    Moreno, Jaime
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 500 - 511
  • [46] Securing Network Processors with High-Performance Hardware Monitors
    Wolf, Tilman
    Chandrikakutty, Harikrishnan Kumarapillai
    Hu, Kekai
    Unnikrishnan, Deepak
    Tessier, Russell
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2015, 12 (06) : 652 - 664
  • [47] Compiler managed micro-cache bypassing for high performance EPIC processors
    Wu, YF
    Rakvic, R
    Chen, LL
    Miao, CC
    Chrysos, G
    Fang, J
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 134 - 145
  • [48] Efficient Register Renaming and Recovery for High-Performance Processors
    Petit, Salvador
    Ubal, Rafael
    Sahuquillo, Julio
    Lopez, Pedro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) : 1506 - 1514
  • [49] Fault-tolerant high-performance cordic processors
    Kwak, JH
    Piuri, V
    Swartzlander, EE
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 164 - 172
  • [50] High-performance dynamic quantum clustering on graphics processors
    Wittek, Peter
    JOURNAL OF COMPUTATIONAL PHYSICS, 2013, 233 : 262 - 271
12345