MODULAR ARCHITECTURES FOR OPTOELECTRONIC MULTISTAGE INTERCONNECTION NETWORKS

被引:0
|
作者
KIAMILEV, F
STEVENS, E
KRISHNAMOORTHY, AV
ESENER, SC
机构
[1] AT&T BELL LABS,DEPT ADV PHOTON,HOLMDEL,NJ 07733
[2] UNIV CALIF SAN DIEGO,DEPT ELECT ENGN,LA JOLLA,CA 92093
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes three multistage interconnection network (MIN) architectures that cart be efficiently implemented with optoelectronic technology. These architectures target different applications and therefore have distinct cost, performance and functionality characteristics. All the architectures can be built using a common hardware module. This module is a perfect shuffle MIN that utilizes simple processing elements (less than 200 logic gates per PE). Previously, we have shown that optoelectronic (e.g. smart-pixel) implementation of such modules is highly efficient, while electronic implementations suffer in scalability due to the large number of wire crossovers required in the perfect shuffle interconnection and their length [1, 2]. Our approach allows a single optoelectronic packaging scheme to be applied in several applications, thus lowering the hardware development cost and increasing the number of potential users.
引用
收藏
页码:457 / 470
页数:14
相关论文
共 50 条
  • [1] Modular architectures for optoelectronic multistage interconnection networks
    Kiamilev, F.
    Stevens, E.
    Krishnamoorthy, A.V.
    Esener, S.C.
    International Journal of Optoelectronics, 1994, 9 (08): : 457 - 470
  • [2] Modular Architectures of Multistage Switching Networks
    Garao, Dario G.
    Maier, Guido
    Pattavina, Achille
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2014, 62 (09) : 3237 - 3248
  • [3] PERFORMANCE COMPARISON BETWEEN OPTOELECTRONIC AND VLSI MULTISTAGE INTERCONNECTION NETWORKS
    KIAMILEV, FE
    MARCHAND, P
    KRISHNAMOORTHY, AV
    ESENER, SC
    LEE, SH
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1991, 9 (12) : 1674 - 1692
  • [4] GRAIN-SIZE CONSIDERATIONS FOR OPTOELECTRONIC MULTISTAGE INTERCONNECTION NETWORKS
    KRISHNAMOORTHY, AV
    MARCHAND, PJ
    KIAMILEV, FE
    ESENER, SC
    APPLIED OPTICS, 1992, 31 (26) : 5480 - 5507
  • [5] Built-in self test architectures for multistage interconnection networks
    Bernard, E
    Simon, S
    Nossek, JA
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 176 - 180
  • [6] WDM multistage interconnection networks architectures for enhancing supernetworks switching infrastructure
    Hamza, HS
    Deogun, JS
    HIGH PERFORMANCE COMPUTING - HIPC 2005, PROCEEDINGS, 2005, 3769 : 444 - 453
  • [7] Partitionability of the multistage interconnection networks
    Chang, YK
    10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, 1996, : 644 - 649
  • [8] ON A CLASS OF MULTISTAGE INTERCONNECTION NETWORKS
    WU, CL
    FENG, TY
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (08) : 694 - 702
  • [9] EQUIVALENCE OF MULTISTAGE INTERCONNECTION NETWORKS
    BERMOND, JC
    FOURNEAU, JM
    JEANMARIE, A
    INFORMATION PROCESSING LETTERS, 1987, 26 (01) : 45 - 50
  • [10] DESIGN OF MULTISTAGE INTERCONNECTION NETWORKS
    SOOD, AK
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1983, 130 (04): : 109 - 115