Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata

被引:135
作者
Angizi, Shaahin [1 ]
Alkaldy, Esam [2 ,3 ]
Bagherzadeh, Nader [4 ]
Navi, Keivan [1 ,2 ,4 ]
机构
[1] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 1953833511, Iran
[2] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran 1983963113, Iran
[3] Univ Kufa, Fac Engn, Najaf, Iraq
[4] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA
关键词
Quantum-Dot Cellular Automata; Nanoelectronics; Wire Crossing; Three-Input XOR; Parity Generator; Full Adder; Compressor; ESOP;
D O I
10.1166/jolpe.2014.1320
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that for a VLSI design typically interconnections among components consume the largest amount of layout area. In order for QCA (Quantum-dot Cellular Automata) to be the future substitute for CMOS (Complementary Metal-Oxide Semiconductor), the interconnection problem needs to be solved efficiently. In this paper, a new robust single layer wire crossing method is proposed. This new method does not involve any circuit overhead. The new method has only one cell type and removes the need to have two cells types in the same circuit layout, an advantage that will remove a serious source of defects for the future QCA fabrication. To make use of the available CMOS experience in logic design automation, the new wire crossing method is integrated into new 2-input and 3-input XOR designs to form a powerful logic design tools for the ESOP (Exclusive OR Sum of Products) algorithm. The proposed wire crossing and XOR designs are used to create a single layer even parity generator with different word length up to 32-bits, full adder, and two forms of 5-2 compressor using QCA. All the presented designs are simulated with QCA Designer and shown superior results as compared to previously reported designs.
引用
收藏
页码:259 / 271
页数:13
相关论文
共 38 条
[1]  
Akeela R, 2011, NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, P13
[2]  
[Anonymous], 1999, SWITCHING THEORY LOG
[3]  
[Anonymous], 2012, SCI RES ESSAYS, DOI [10.5897/SRE11.1182, DOI 10.5897/SRE11.1182]
[4]  
[Anonymous], 2007, J APPL SCI, DOI DOI 10.3923/JAS.2007.3460.3468
[5]  
[Anonymous], 2004, INT TECHNOLOGY ROADM
[6]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[7]  
Bhanja S., 2006, P DES AUT TEST EU C, V1
[8]   QCA circuits for robust coplanar crossing [J].
Bhanja, Sanjukta ;
Ottavi, Marco ;
Lombardi, Fabrizio ;
Pontarelli, Salvatore .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3) :193-210
[9]  
Bonci L., 2002, J COMPUT ELECTRON, V1, P49, DOI [10.1023/A:1020707609997, DOI 10.1023/A:1020707609997]
[10]   Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits [J].
Chang, CH ;
Gu, JM ;
Zhang, MY .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) :1985-1997