共 50 条
- [2] All-digital PLL with ultra fast acquisition 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 289 - 292
- [3] A 1.25Gbps All-Digital Clock and Data Recovery Circuit with Binary Frequency Acquisition 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 680 - +
- [5] Fast frequency acquisition all-digital PLL using PVT calibration PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2625 - 2628
- [7] Performance Comparison and Analysis of All-Digital Adaptive Filter with Different Discrete Methods Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2021, 36 (20): : 4339 - 4349
- [9] An all-digital data recovery circuit optimization using matlab/simulink Ahmed, S. I., Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):