PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS

被引：3
|
作者：
BURKE, JR [1 ]
CHEN, CH [1 ]
LEE, TY [1 ]
AGRAWAL, DP [1 ]
机构：
[1] N CAROLINA STATE UNIV,DEPT ELECT & COMP ENGN,COMP SCI LAB,RALEIGH,NC 27695
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 03期
关键词：
ANALYTICAL MODEL; DYNAMIC AVERAGE PATHLENGTH; INTERCONNECTION NETWORKS; QUEUING; SIMULATION; SINGLE STAGE NETWORKS; SWITCH CONFLICT RESOLUTION STRATEGIES;
D O I：
10.1109/12.76415
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A single stage interconnection network (SSIN) consists of only one stage of switches and recirculation through processors is used to provide the desired source-destination permutations. This correspondence introduces an analytical probability model for SSIN's using 2 x 2 switches and compares it to simulation results. Four SSIN's with different network sizes, loading, and routing strategies are considered. Two possible cases of processors with and without buffers and three different routing strategies have been applied in resolving conflicts. The analytical model is seen to be in close agreement with the simulation results while it provides at least an order of magnitude reduction in CPU time.
引用
收藏
页码：357 / 365
页数：9
相关论文
共 50 条
  • [1] On the performance of multicomputer interconnection networks
    Ould-Khaoua, M
    Loucif, S
    Rabbi, FA
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (09) : 563 - 574
  • [2] MILE: An open environment for interconnection networks performance evaluation
    Zerrouk, B
    Bouaraoua, A
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 238 - 243
  • [3] Performance analysis of interconnection networks under bursty and batch arrival traffic
    Wu, Yulei
    Min, Geyong
    Wang, Lan
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2007, 4494 : 25 - +
  • [4] PERFORMANCE ANALYSIS OF MULTIPLE BUS INTERCONNECTION NETWORKS WITH HIERARCHICAL REQUESTING MODEL
    CHEN, WT
    SHEU, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (07) : 834 - 842
  • [5] PERFORMANCE ANALYSIS OF K-ARY N-CUBE INTERCONNECTION NETWORKS
    DALLY, WJ
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (06) : 775 - 785
  • [6] Interconnection networks: A survey of performance and bandwidth availability
    Veglis, AA
    Pombortsis, AS
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 1747 - 1753
  • [7] Performance evaluation of generic multi-stage interconnection networks with blocking and back-pressure mechanism
    Amiri-Zarandi, Mohammad
    Safaei, Farshad
    Roozikhar, Milad
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (03) : 1038 - 1066
  • [8] Performance evaluation of generic multi-stage interconnection networks with blocking and back-pressure mechanism
    Mohammad Amiri-Zarandi
    Farshad Safaei
    Milad Roozikhar
    The Journal of Supercomputing, 2015, 71 : 1038 - 1066
  • [9] Balancing Performance and Cost in CMP Interconnection Networks
    Abad, Pablo
    Puente, Valentin
    Angel Gregorio, Jose
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (03) : 452 - 459
  • [10] An analytical model for the performance evaluation of multistage interconnection networks with two class priorities
    Garofalakis, John
    Stergiou, Eleftherios
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2013, 29 (01): : 114 - 129
12345