The Human Brain Project and neuromorphic computing

被引:85
作者
Calimera, Andrea [1 ]
Macii, Enrico [1 ]
Poncino, Massimo [1 ]
机构
[1] Politecn Torino, Dept Control & Comp Engn, Turin, Italy
关键词
analog hardware; digital hardware; high-performance computing; neural networks; neural models; neuromorphic computing;
D O I
10.11138/FNeur/2013.28.3.191
中图分类号
R74 [神经病学与精神病学];
学科分类号
摘要
Understanding how the brain manages billions of processing units connected via kilometers of fibers and trillions of synapses, while consuming a few tens of Watts could provide the key to a completely new category of hardware (neuromorphic computing systems). In order to achieve this, a paradigm shift for computing as a whole is needed, which will see it moving away from current "bit precise" computing models and towards new techniques that exploit the stochastic behavior of simple, reliable, very fast, low-power computing devices embedded in intensely recursive architectures. In this paper we summarize how these objectives will be pursued in the Human Brain Project.
引用
收藏
页码:191 / 196
页数:6
相关论文
共 20 条
[1]  
ARIF AF, 1993, IEEE IJCNN, P3050
[2]   Realistic modeling of neurons and networks: towards brain simulation [J].
D'Angelo, Egidio ;
Solinas, Sergio ;
Garrido, Jesus ;
Casellato, Claudia ;
Pedrocchi, Alessandra ;
Mapelli, Jonathan ;
Gandolfi, Daniela ;
Prestori, Francesca .
FUNCTIONAL NEUROLOGY, 2013, 28 (03) :153-166
[3]  
FOO SK, 1993, IEEE IJCNN, P3058
[4]  
Fukushima K., 1970, Proceedings of the IEEE, V58, P1950, DOI 10.1109/PROC.1970.8066
[5]   Neural systems engineering [J].
Furber, Steve ;
Temple, Steve .
JOURNAL OF THE ROYAL SOCIETY INTERFACE, 2007, 4 (13) :193-206
[6]   THE BSP400 - A MODULAR NEUROCOMPUTER [J].
HEEMSKERK, JNH ;
HOEKSTRA, J ;
MURRE, JMJ ;
KEMNA, LHJG ;
HUDSON, PTW .
MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (02) :67-78
[7]   Modeling selective attention using a neuromorphic analog VLSI device [J].
Indiveri, G .
NEURAL COMPUTATION, 2000, 12 (12) :2857-2880
[8]  
Jahnke A., 1996, Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems. MicroNeuro'96, P232, DOI 10.1109/MNNFS.1996.493796
[9]   EXPERIENCE WITH THE IBM ZISC036 NEURAL-NETWORK CHIP [J].
LINDSEY, CS ;
LINDBLAD, T ;
SEKHNIAIDZE, G ;
SZKELY, G ;
MINERSKJOLD, M .
INTERNATIONAL JOURNAL OF MODERN PHYSICS C, 1995, 6 (04) :579-584
[10]   Challenges for large-scale implementations of spiking neural networks on FPGAs [J].
Maguire, L. P. ;
McGinnity, T. M. ;
Glackin, B. ;
Ghani, A. ;
Belatreche, A. ;
Harkin, J. .
NEUROCOMPUTING, 2007, 71 (1-3) :13-29