Steady-state analysis of delay-locked loops tracking binary Markovian sequences

被引：1

作者：

Nagata, Keisuke ^{[1
]}

Fujisaka, Hisato ^{[1
]}

Kamio, Takeshi ^{[1
]}

Ahn, Chang-Jun ^{[1
]}

Haeiwa, Kazuhisa ^{[1
]}

机构：

[1] Hiroshima City Univ, Asaminami Ku, 3-4-1 Ozuka Higashi, Hiroshima 7313194, Japan

来源：

IEICE NONLINEAR THEORY AND ITS APPLICATIONS | 2010年 / 1卷 / 01期

关键词：

code division multiple access; delay-locked loop; Markovian sequence; Fokker-Planck equation; stochastic difference equation; path integral;

D O I：

10.1587/nolta.1.153

中图分类号：

O1 [数学];

学科分类号：

0701 ; 070101 ;

摘要：

We analyze stationary phase tracking error of delay-locked loops (DLL) in direct spread code division multiple access (DS-CDMA) using Markovian spreading sequences. The phase tracking error is caused by noise generated inside of DLLs by multiple access interferences. When binary Markovian sequences are used, the noise is not considered as white Gaussian noise. This makes analysis of the tracking error difficult. In this paper, we describe DLLs by stochastic difference equations and derive forward evolutional equations of the probability distribution of the states of DLLs. Applying path integral analysis to the evolutional equations, we obtained stationary distribution. We found from the distribution that Markovian spreading sequences with negative eigenvalue were effective in decreasing stationary phase tracking error of not only a type of DLL in asynchronous CDMA but also DLLs in chip-synchronous CDMA.

引用

页码：153 / 165

页数：13

共 50 条

[1] An analysis of delay-locked loop tracking binary Markovian sequence in the presence of multiple access interference and channel noise
Nagata, Keisuke
Fujisaka, Hisato
Kamio, Takeshi
Haeiwa, Kazuhisa
IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2011, 2 (04): : 373 - 385
[2] Steady-state analysis of phase-locked loops using binary phase detector
Cheng, Shanfeng
Tong, Haitao
Silva-Martinez, Jose
Karsilayan, Aydin Ilker
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (06) : 474 - 478
[3] Correlation branch selection for extended tracking range delay-locked loops
German Aerospace Cent , Wessling, Germany
Eur Trans Telecommun, 1 (57-64):
[4] Correlation branch selection for extended tracking range delay-locked loops
Wilde, A
EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1998, 9 (01): : 57 - 64
[5] Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces
Lee, Hyun-Woo
Kim, Chulwoo
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 701 - 711
[6] Jitter of Delay-Locked Loops Due to PFD
Gholami, Mohammad
Ardeshir, Gholamreza
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (10) : 2176 - 2180
[7] Low jitter Butterworth delay-locked loops
Chang, HH
Sun, CH
Liu, SI
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 177 - 180
[8] Time-Variant Modeling and Analysis of Multiplying Delay-Locked Loops
Santiccioli, Alessio
Samori, Carlo
Lacaita, Andrea L.
Levantino, Salvatore
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (10) : 3775 - 3785
[9] Design-for-testability for embedded delay-locked loops
Egan, T
Mourad, S
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 984 - 988
[10] A novel tracking jitter computation method for delay-locked loops in spread-spectrum systems
Groh, Ingmar
Gentner, Christian
Selva, Jesus
TRANSACTIONS ON EMERGING TELECOMMUNICATIONS TECHNOLOGIES, 2012, 23 (08): : 715 - 727

← 1 2 3 4 5 →