Exploring a SOT-MRAM Based In-Memory Computing for Data Processing

被引:33
作者
He, Zhezhi [1 ]
Zhang, Yang [2 ]
Angizi, Shaahin [1 ]
Gong, Boqing [2 ,3 ]
Fan, Deliang [1 ]
机构
[1] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[2] Univ Cent Florida, Ctr Res Comp Vis, Orlando, FL 32816 USA
[3] Tencent AI Lab, Seattle, WA 98101 USA
来源
IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS | 2018年 / 4卷 / 04期
基金
美国国家科学基金会;
关键词
In-memory computing; SOT-MRAM; image processing; edge detection;
D O I
10.1109/TMSCS.2018.2836967
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a Spin-Orbit Torque Magnetic Random-Access Memory (SOT-MRAM) array design that can simultaneously work as non-volatile memory and implement a reconfigurable in-memory logic operation without add-on logic circuits. The computed output can be simply read out like a typical MRAM bit-cell through the modified peripheral circuit. Such intrinsic in-memory computation can be used to process data locally and transfer the "cooked" data to the primary processing unit (i.e., CPU or GPU) for complex computations with high precision requirement. It greatly reduces the power-hungry and long-distance data communication, and further leads to extreme parallel computation within memory. In this work, we further propose an in-memory edge extraction algorithm as a case study to demonstrate the efficiency of the in-memory pre-processing methodology. The simulation results show that our edge extraction method reduces data communication as much as 8x for grayscale image, thus greatly reducing system energy consumption. Meanwhile, the F-measure result shows only similar to 10 percent degradation compared to conventional edge detection operator, such as Prewitt, Sobel, and Roberts. Moreover, the edges extracted from the memory show comparable good quality with Canny edges in the context of edge-based motion detection and cross-modality object recognition.
引用
收藏
页码:676 / 685
页数:10
相关论文
共 46 条
[1]   Compute Caches [J].
Aga, Shaizeen ;
Jeloka, Supreet ;
Subramaniyan, Arun ;
Narayanasamy, Satish ;
Blaauw, David ;
Das, Reetuparna .
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, :481-492
[2]  
Angizi Shaahin, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P45, DOI 10.1109/ISVLSI.2017.18
[3]  
[Anonymous], 1963, THESIS
[4]   Contour Detection and Hierarchical Image Segmentation [J].
Arbelaez, Pablo ;
Maire, Michael ;
Fowlkes, Charless ;
Malik, Jitendra .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2011, 33 (05) :898-916
[5]   Strong Enhancement of the Tunneling Magnetoresistance by Electron Filtering in an Fe/MgO/Fe/GaAs(001) Junction [J].
Autes, G. ;
Mathon, J. ;
Umerski, A. .
PHYSICAL REVIEW LETTERS, 2010, 104 (21)
[6]   Nearly total spin polarization in La2/3Sr1/3MnO3 from tunneling experiments [J].
Bowen, M ;
Bibes, M ;
Barthélémy, A ;
Contour, JP ;
Anane, A ;
Lemaitre, Y ;
Fert, A .
APPLIED PHYSICS LETTERS, 2003, 82 (02) :233-235
[8]   PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory [J].
Chi, Ping ;
Li, Shuangchen ;
Xu, Cong ;
Zhang, Tao ;
Zhao, Jishen ;
Liu, Yongpan ;
Wang, Yu ;
Xie, Yuan .
2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, :27-39
[9]   Non-volatile spin switch for Boolean and non-Boolean logic [J].
Datta, Supriyo ;
Salahuddin, Sayeef ;
Behin-Aein, Behtash .
APPLIED PHYSICS LETTERS, 2012, 101 (25)
[10]  
Dong X, 2014, EMERGING MEMORY TECH, P15, DOI DOI 10.1007/978-1-4419-9551-ARXIV:ARXIV:1011.1669V3