PROCESSOR ALLOCATION FOR HYPERCUBES

被引:1
|
作者
ALBASSAM, S
ELREWINI, H
BOSE, B
LEWIS, TG
机构
[1] UNIV NEBRASKA,DEPT MATH & COMP SCI,OMAHA,NE 68182
[2] OREGON STATE UNIV,DEPT COMP SCI,CORVALLIS,OR 97331
关键词
D O I
10.1016/0743-7315(92)90022-F
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents an efficient subcube recognition policy for hypercube computers. The policy, which can be executed on both serial and parallel computers, is based on exploiting more subcubes at different levels of the buddy tree. In searching the different levels of the tree, the proposed algorithm checks any subcube at most once. Many unavailable subcubes are not considered as candidates and hence not checked for availability. The number of recognized subcubes, for different subcube sizes, can be adjusted by restricting the search depth down the buddy tree. When only one level is searched, this algorithm performs as the original buddy system. When two levels are searched, it recognizes the same subcubes as the ones in Al-Dhelaan and Bose (Proc. International Phoenix Conference on Computers and Communication. Mar. 1989, pp. 114-118) with a faster speed. When all the levels are searched, a complete subcube recognition is obtained. In a multiprocessing environment, the buddy trees with arbitrary search depths can be distributed among different processors. Each processor can execute the extended buddy tree algorithm on its own tree. The goal is to have different recognized subcubes at each processor to maximize the total number of recognized subcubes. Given a number of processors we introduce the DTM scheme for constructing a set of trees that maximizes the number of recognized subcubes. © 1992.
引用
收藏
页码:394 / 401
页数:8
相关论文
共 50 条
  • [1] PROCESSOR ALLOCATION STRATEGIES FOR MODIFIED HYPERCUBES
    ZIAVRAS, SG
    HARAVU, NG
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (03): : 196 - 204
  • [2] H-lattice: A geometric model for processor allocation in hypercubes
    Wu, F
    Hsu, CC
    1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 53 - 60
  • [3] Determination of processor allocation in the design of processor arrays
    Dresden Univ of Technology, Dresden, Germany
    Microprocessors Microsyst, 3-4 (149-155):
  • [4] Determination of processor allocation in the design of processor arrays
    Fimmel, D
    Merker, R
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (3-4) : 149 - 155
  • [5] Optimal processor mapping for linear-complement communication on hypercubes
    Hou, Y
    Wang, CM
    Ku, CY
    Hsu, LH
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2001, 12 (05) : 514 - 527
  • [6] ON PROCESSOR ALLOCATION IN HYPERCUBE MULTIPROCESSORS
    HUANG, CH
    HUANG, TL
    JUANG, JY
    PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, 1989, : 16 - 23
  • [7] FAST DETERMINISTIC PROCESSOR ALLOCATION
    HAGERUP, T
    JOURNAL OF ALGORITHMS-COGNITION INFORMATICS AND LOGIC, 1995, 18 (03): : 629 - 649
  • [8] Distributed processor allocation in multicomputers
    De Rose, CAF
    Heiss, HU
    Navaux, PAO
    CLUSTER 2000: IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, 2000, : 397 - 398
  • [9] PROCESSOR ALLOCATION IN HYPERCUBE MULTIPROCESSORS
    RAI, S
    TRAHAN, JL
    SMAILUS, T
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (06) : 606 - 616
  • [10] EMBEDDING HYPERCUBES AND RELATED NETWORKS INTO MESH-CONNECTED PROCESSOR ARRAYS
    ANNEXSTEIN, F
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 23 (01) : 72 - 79