SYSTOLIC ARRAYS - HOW TO CHOOSE THEM

被引:14
作者
ESONU, MO
ALKHALILI, AJ
HARIRI, S
ALKHALILI, D
机构
[1] SYRACUSE UNIV,DEPT ELECT & COMP ENGN,SYRACUSE,NY 13244
[2] ROYAL MIL COLL CANADA,DEPT ELECT & COMP ENGN,KINGSTON K7K 5L0,ONTARIO,CANADA
来源
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1992年 / 139卷 / 03期
关键词
VLSI ALGORITHMS; SPACE-TIME MAPPING; VLSI ARCHITECTURES; SYSTOLIC ARRAYS; SYSTOLIC ARCHITECTURES; OPTIMAL MAPPING ALGORITHMS; COST FUNCTIONS; ARRAY PERFORMANCE INDEX MEASURE;
D O I
10.1049/ip-e.1992.0029
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we look closely into the effect of objective function optimisation on the architecture of systolic arrays. Various objective functions such as area, speed, throughput, AT and AT2 have been considered. In each case, when the objective function is optimised, a different systolic array is produced. We present our approach systematically using the space-time techniques of mapping algorithms into systolic arrays.
引用
收藏
页码:179 / 188
页数:10
相关论文
共 29 条
[1]  
CAPELLO PR, 1983, INT C PARALLEL PROCE
[2]  
DELOSME JM, 1986, JUL INT WORKSH SYST, pF2
[3]  
ESONU MO, 1989, 1989 P JOINT TECH C
[4]  
ESONU MO, 1990, 9TH IEEE S PAR DISTR, P166
[5]  
ESONU MO, 1991, 5TH IEEE PAR PROC S, P352
[6]  
FORTES JAB, 1983, THESIS U SO CALIFORN
[7]  
FORTES JAB, 1987, IEEE COMPUT, V20, P91
[8]  
GACHET P, 1986, JUL P INT WORKSH SYS, P25
[9]  
GRONDIN RO, 1984, IEEE T SC, V196, P263
[10]  
KING HT, 1979, 1978 SYST ARR VLSI S, P256