ANALYTICAL APPROACH OF UNDETECTABLE BRIDGING FAULTS IN COMBINATIONAL CIRCUITS

被引：0

作者：

Bucur, I. I. ^{[1
]}

机构：

[1] Univ Politehn Bucuresti, Dept Comp Sci, Bucharest, Romania

来源：

UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE | 2006年 / 68卷 / 03期

关键词：

bridge defects; bridging fault models; resistive bridging faults; fault simulation; undetectable bridging faults; multiple bridging faults; stuck-at faults; induced wired-AND; induced wired-OR; nMOS circuits; TTL; Boolean differential calculus; exclusive; disjunctive expansion; discrete Taylor expansion;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Physical faults include bridging faults, break (open) faults, transistor stuckon and transistor stuck-off. Compared to traditional gate-level stuck-at faults, physical faults more closely represent realistic faults appearing at the gate level and transistor level. Analytical modeling for such faults, used for design and testability, is still a new and emerging area. Undetectable bridging faults belong to hard to detect faults class and can invalidate several sets of tests designed for classical stuck-at faults. This work defines an analytical characterization for undetectable bridging faults using discrete analysis mathematical approach.

引用

页码：63 / 74

页数：12

共 50 条

[41] Modeling and testing for stuck faults in pseudo nMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
MICROELECTRONICS AND RELIABILITY, 1996, 36 (05): : 685 - 692
[42] Modeling and testing for stuck faults in pseudo nMOS combinational circuits
Kuwait Univ, Safat, Kuwait
Microelectron Reliab, 5 (685-692):
[43] REDUCTION OF LIST OF SINGLE FAULTS IN DESIGN OF TESTS FOR COMBINATIONAL CIRCUITS
VASILENKO, MN
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
AUTOMATION AND REMOTE CONTROL, 1974, 35 (08) : 1332 - 1337
[44] TESTING FOR FLOATING GATE FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (05) : 875 - 884
[45] A bridging fault model where undetectable faults imply logic redundancy
Pomeranz, Irith
Reddy, Sudhakar M.
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1008 - +
[46] Testing the realistic bridging faults in CMOS circuits
Song, PL
Lo, JC
1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 84 - 88
[47] Method of diagnosing single stuck-at faults in combinational circuits
Yamada, Teruhiko
Nakamura, Yoshiyuki
Systems and Computers in Japan, 1992, 23 (14) : 35 - 43
[48] A METHOD OF GENERATING TESTS FOR COMBINATIONAL-CIRCUITS WITH MULTIPLE FAULTS
TAKAHASHI, H
IUCHI, N
TAKAMAISU, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (04) : 569 - 576
[49] Combinational Test Generation for Transition Faults in Acyclic Sequential Circuits
Shi Hui
Ran Feng
Zhang Jinyi
2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 398 - 402
[50] Detection of faults in combinational circuits by a self-dual test
Gessel, M
Dmitriev, AV
Sapozhnikov, VV
Sapozhnikov, VA
AUTOMATION AND REMOTE CONTROL, 2000, 61 (07) : 1192 - 1200

← 1 2 3 4 5 →