AN 8 X 8-BIT MULTIPLIER BASED ON SINGLE-POLARITY MULTIVALUED CURRENT-MODE CIRCUITS

被引：0
|
作者：
BOTHA, TH
BREDENKAMP, HC
机构：
来源：
SOUTH AFRICAN JOURNAL OF SCIENCE | 1992年 / 88卷 / 08期
关键词：
D O I：
暂无
中图分类号：
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号：
07 ; 0710 ; 09 ;
摘要：
引用
收藏
页码：448 / 450
页数：3
相关论文
共 50 条
  • [1] An 8-Bit Current-Mode Folding ADC with Optimized Active Averaging Network
    Azin, M.
    Bakhtiar, M. Sharif
    SCIENTIA IRANICA, 2008, 15 (02) : 151 - 159
  • [2] Peak current-mode control for a boost converter using an 8-bit microcontroller
    He, DK
    Nelms, RM
    PESC'03: 2003 IEEE 34TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2003, : 938 - 943
  • [3] Average current-mode control for a boost converter using an 8-bit microcontroller
    He, D
    Nelms, RM
    PROCEEDINGS OF THE IEEE-ISIE 2004, VOLS 1 AND 2, 2004, : 1185 - 1190
  • [4] Design of Multivalued Circuits Based on an Algebra for Current-Mode CMOS Multivalued Circuits
    陈偕雄
    Journal of Computer Science and Technology, 1995, (06) : 564 - 568
  • [5] Design of a low-power 8 x 8-bit parallel multiplier using MOS current mode logic circuit
    Kim, J. B.
    Lee, Y. S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (10) : 905 - 913
  • [6] A true single-phase 8-bit adiabatic multiplier
    Kim, S
    Ziesler, CH
    Papaefthymiou, MC
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 758 - 763
  • [7] High conversion time current-mode 8-bit analog-to-digital converter circuit
    Nobnob, B
    Dejhan, K
    Mitatha, S
    Cheevasuvit, F
    Soonyeekan, C
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 525 - 528
  • [8] 8X8 MULTIPLIER AND 8-BIT MU-P PERFORM 16X16 BIT MULTIPLICATION
    MOR, S
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (20): : 147 - 152
  • [9] A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS
    HATAMIAN, M
    CASH, GL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 505 - 513
  • [10] An Asynchronous 32×8-Bit Multiplier Based on LDCVSPG Logic
    ZHONG Xiongguang
    WuhanUniversityJournalofNaturalSciences, 2007, (02) : 294 - 298
12345