HIGH-DENSITY DRAMS, FAST 64-BIT CPUS, COMMUNICATIONS ICS SPOTLIGHT THE ISSCC

被引:0
|
作者
BURSKY, D
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:36 / 38
页数:3
相关论文
共 8 条
  • [1] GIGABIT DRAMS, 64-BIT CPUS AND MORE AT ISSCC
    BURSKY, D
    ELECTRONIC DESIGN, 1995, 43 (04) : 61 - &
  • [3] High-density memory modules support 64-Mbit DRAMs
    不详
    ELECTRONIC DESIGN, 1997, 45 (12) : 158 - 158
  • [4] OFFSET COMPENSATING BIT-LINE SENSING SCHEME FOR HIGH-DENSITY DRAMS
    WATANABE, Y
    NAKAMURA, N
    WATANABE, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 9 - 13
  • [5] Analysis of single-ion multiple-bit upset in high-density DRAMs
    Makihara, A
    Shindou, H
    Nemoto, N
    Kuboyama, S
    Matsuda, S
    Oshima, T
    Hirao, T
    Itoh, H
    Buchner, S
    Campbell, AB
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2400 - 2404
  • [6] A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMS
    Wee, JK
    Min, KS
    Park, JT
    Lee, SP
    Kim, YH
    Yang, TH
    Joo, JD
    Chung, JY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (02) : 251 - 254
  • [7] A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMs
    Min, KS
    Park, JT
    Lee, SP
    Kim, YH
    Yang, TH
    Joo, JD
    Lee, KM
    Wee, JK
    Chung, JY
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 67 - 68
  • [8] 20nm High-K Metal Gate Heterogeneous 64-bit Quad-core CPUs and Hexa-core GPU for High-performance and Energy-efficient Mobile Application Processor
    Lee, Hoi-Jin
    Shin, Youngmin
    Bae, Sung-il
    Kim, Min-su
    Kim, Kwangil
    Pyo, Jungyul
    Yun, Sunghee
    Son, Jae Cheol
    Kang, Inyup
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 145 - 146