HIGH-ACCURACY MOS MODELS FOR COMPUTER-AIDED-DESIGN

被引：52

作者：

WHITE, MH ^{[1
]}

VANDEWIELE, F ^{[1
]}

LAMBOT, JP ^{[1
]}

机构：

[1] CATHOLIC UNIV LOUVAIN,DEPT MICROELECTR,B-1348 LOUVAIN LA NEUVE,BELGIUM

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1980年 / 27卷 / 05期

关键词：

D O I：

10.1109/T-ED.1980.19954

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：899 / 906

页数：8

共 9 条

[1] ANALYSIS OF DEEP DEPLETION MOSFET AND USE OF DC CHARACTERISTICS FOR DETERMINING BULK-CHANNEL CHARGE-COUPLED DEVICE PARAMETERS [J].

HAKEN, RA .

SOLID-STATE ELECTRONICS, 1978, 21 (05) :753-761

[2] EXPERIMENTAL AND THEORETICAL-STUDY OF BURIED CHANNEL MOS STRUCTURES [J].

HATERT, R ;

SINON, R ;

VANDEWIELE, F .

PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1976, 36 (01) :235-246

[3] MODELING OF AN ION-IMPLANTED SILICON-GATE DEPLETION-MODE IGFET [J].

HUANG, JST ;

TAYLOR, GW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, 22 (11) :995-1001

[4]

KLAASSEN FM, 1976, PHILIPS RES REP, V31, P71

[5] AN ALGORITHM FOR LEAST-SQUARES ESTIMATION OF NONLINEAR PARAMETERS [J].

MARQUARDT, DW .

JOURNAL OF THE SOCIETY FOR INDUSTRIAL AND APPLIED MATHEMATICS, 1963, 11 (02) :431-441

[6] ACCURATE LARGE-SIGNAL MOS TRANSISTOR MODEL FOR USE IN COMPUTER-AIDED DESIGN [J].

MERCKEL, G ;

BOREL, J ;

CUPCEA, NZ .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (05) :681-+

[7] MODELING AND SIMULATION OF INSULATED-GATE FIELD-EFFECT TRANSISTOR SWITCHING CIRCUITS [J].

SHICHMAN, H ;

HODGES, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (03) :285-&

[8]

VANDEWIELE F, 1977, PROCESS DEVICE MODEL

[9] DETERMINATION OF SEMICONDUCTOR DOPING PROFILE RIGHT UP TO ITS SURFACE USING MIS CAPACITOR [J].

ZIEGLER, K ;

KLAUSMANN, E ;

KAR, S .

SOLID-STATE ELECTRONICS, 1975, 18 (02) :189-198

← 1 →