共 50 条
- [42] Efficient Sparse Matrix Vector Multiplication using Compressed Graph IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 328 - 331
- [43] Efficient parallel VLSI architecture for matrix multiplication like algorithms International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
- [44] Charge-mode parallel architecture for matrix-vector multiplication PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 506 - 509
- [45] Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs 2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 133 - 143
- [46] Charge-mode parallel architecture for vector-matrix multiplication IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10): : 930 - 936