TIME EFFICIENT SYSTOLIC ARCHITECTURE FOR MATRIX-STAR-VECTOR MULTIPLICATION

被引：0
|
作者：
ZUBAIR, M [1 ]
MADAN, BB [1 ]
机构：
[1] USN,POSTGRAD SCH,DEPT ELECT & COMP ENGN,MONTEREY,CA 93943
来源：
INFORMATION PROCESSING LETTERS | 1987年 / 24卷 / 04期
关键词：
D O I：
10.1016/0020-0190(87)90138-4
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
SIGNAL PROCESSING
引用
收藏
页码：225 / 231
页数：7
相关论文
共 50 条
  • [31] Configurable Systolic Matrix Multiplication
    Kamranfar, Parastoo
    Shahabi, S. Ali
    Vazhbakht, Ghazaleh
    Nayabi, Zainalabedin
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 336 - 341
  • [32] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    Milovanovic, E. I.
    Bekakos, M. P.
    Milovanovic, I. Z.
    JOURNAL OF SUPERCOMPUTING, 2009, 49 (03): : 269 - 290
  • [33] Matrix-vector multiplication on a fixed-size linear systolic array
    Milovanovic, EI
    Stojcev, MK
    Novakovic, NM
    Milovanovic, IZ
    Tokic, TI
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2000, 40 (10-11) : 1189 - 1203
  • [34] FPGA Implementation of a Unidirectional Systolic Array Generator for Matrix-Vector Multiplication
    Karra, M. Ch.
    Bekakos, M. P.
    Milovanovic, I. Z.
    Milovanovic, E. I.
    ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 153 - +
  • [35] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    E. I. Milovanović
    M. P. Bekakos
    I. Ž. Milovanović
    The Journal of Supercomputing, 2009, 49 : 269 - 290
  • [36] A fast algorithm for matrix multiplication and its efficient realization on systolic arrays
    Elfimova L.D.
    Kapitonova Y.V.
    Cybernetics and Systems Analysis, 2001, 37 (1) : 109 - 121
  • [37] Two-level pipelined systolic arrays for matrix-vector multiplication
    Milentijevic, IZ
    Milovanovic, IZ
    Milovanovic, EI
    Tosic, MB
    Stojcev, MK
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (05) : 383 - 387
  • [38] Rapid algorithm for matrix multiplication and its efficient implementation on systolic arrays
    Elfimova, L.D.
    Kapitonova, Yu.V.
    Kibernetika i Sistemnyj Analiz, 2001, (01): : 135 - 151
  • [39] FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks
    Peltekis, Christodoulos
    Filippas, Dionysios
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    2022 IEEE 33RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2022, : 93 - 97
  • [40] Ternary Systolic Array Architecture for Matrix Multiplication in CNFET-Memristor Technology
    Thakur, Shivani
    Bodapati, Srinivasu
    2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, : 45 - 49
12345