Low power low voltage CMOS full adder cells based on energy-efficient architecture

This paper presents two low power full adder cells based on energy-efficient internal logic approach and pass transistor logic. These two new designs successfully operate at low voltage with tremendous signal integrity and driving capability. These designs are tested on a common environment using 90-nm CMOS process technology at many supply voltages. The adder cells are compared with eight of the popularly known full adders based on power consumption, speed and power-delay-product (PDP) and area efficiency. Intensive simulation runs on cadence environment and spectra shows that proposed full adder cells outperform their counterparts exhibiting 59.48% and 55.41% improvement in their PDP metrics.