INHIBITION OF POTENTIAL PARALLELISM BY CONDITIONAL JUMPS

被引：56

作者：

RISEMAN, EM ^{[1
]}

FOSTER, CC ^{[1
]}

机构：

[1] UNIV MASSACHUSETTS,DEPT COMP & INFORMATION SCI,AMHERST,MA 01002

来源：

关键词：

D O I：

10.1109/T-C.1972.223514

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：1405 / 1411

页数：7

共 13 条

[1]

ANDERSON D, 1967, IBM J RES DEVELOP, V11

[2]

BLOSK RT, 1960, P EASTERN JOINT COMP, P299

[3]

COCKE J, 1959, PROC EJCC, P82

[4]

FLYNN M, PERSONAL COMMUNICATI

[5] VERY HIGH-SPEED COMPUTING SYSTEMS [J].

FLYNN, MJ .

PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1966, 54 (12) :1901-&

[6]

GOODE HH, 1957, NOTES COURSE SYSTEM

[7]

HELLERMAN H, 1966, IEEE T COMPUT, VC 15, P82

[8]

KUCK DJ, 1972, R72109 IEEE COMP SOC

[9]

RAMAMOORTHY CV, 1969, AFIPS C P, V35, P1

[10]

Stone H. S., 1970, Parallel processor systems, technologies and applications, P235