共 16 条
[2]
CACHE COHERENCE PROTOCOLS - EVALUATION USING A MULTIPROCESSOR SIMULATION-MODEL
[J].
ACM TRANSACTIONS ON COMPUTER SYSTEMS,
1986, 4 (04)
:273-298
[3]
BIRRELL AD, 1987, 20 DEC SYST RES CTR
[4]
DOBBERNPUHL DW, 1986, DIG TECH J MAR
[5]
Emer J. S., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P301, DOI 10.1145/800015.808199
[6]
Ingalls D. H. H., 1981, BYTE, V6, P168
[7]
KARLIN AR, 1986, 27TH P ANN S F COMP, P214
[8]
KATZ RH, 1985, 12TH P INT S COMP AR
[9]
Lazowska E. D., 1984, QUANTITATIVE SYSTEM
[10]
MCCREIGHT EM, 1984, NATO ADV STUDY I MIC