AN RNS TO BINARY CONVERTER IN A 3 MODULI SET WITH COMMON FACTORS

被引:28
作者
PREMKUMAR, AB
机构
[1] School of Applied Sciences, Division of Computer Engineering, Nanyang Technological University
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1995年 / 42卷 / 04期
关键词
Algorithms - Computer hardware - Digital arithmetic - Digital signal processing - Fault tolerant computer systems - Logic circuits - Mathematical techniques - Parallel processing systems - Table lookup;
D O I
10.1109/82.378047
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a residue number to Binary converter that converts numbers in the moduli set 2n + 2, 2n + 1, 2n with 2 as a common factor. An algorithm and a hardware implementation for the converter are proposed. The hardware implementation uses Chinese Remainder Theorem (CRT) and this has been made possible by mapping the moduli set into a pairwise relatively prime integers to satisfy CRT requirements. Properties of modular arithmetic are used to reduce the complexity of the multipliers in the proposed hardware. The converter does not use any explicit module operation in the evaluation as is normally done in implementations that use CRT.
引用
收藏
页码:298 / 301
页数:4
相关论文
共 12 条
  • [1] A NEW EFFICIENT MEMORYLESS RESIDUE TO BINARY CONVERTER
    ANDRAOS, S
    AHMAD, H
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11): : 1441 - 1444
  • [2] ARAMBEPOLA B, 1991, JUN IEEE INT S CIRC, P2951
  • [3] FAST CONVERSION BETWEEN BINARY AND RESIDUE NUMBERS
    BI, G
    JONES, EV
    [J]. ELECTRONICS LETTERS, 1988, 24 (19) : 1195 - 1197
  • [4] EFFICIENT VLSI NETWORKS FOR CONVERTING AN INTEGER FROM BINARY-SYSTEM TO RESIDUE NUMBER SYSTEM AND VICE VERSA
    CAPOCELLI, RM
    GIANCARLO, R
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11): : 1425 - 1430
  • [5] AN EFFICIENT RESIDUE TO BINARY CONVERTER DESIGN
    IBRAHIM, KM
    SALOUM, SN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (09): : 1156 - 1158
  • [6] MOHAN PVA, 1991, JUN IEEE INT S CIRC, P1541
  • [7] AN RNS TO BINARY CONVERTER IN 2N + 1, 2N, 2N - 1 MODULI SET
    PREMKUMAR, AB
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (07): : 480 - 482
  • [8] RESIDUE TO BINARY CONVERSION FOR RNS ARITHMETIC USING ONLY MODULAR LOOK-UP TABLES
    SHENOY, AP
    KUMARESAN, R
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (09): : 1158 - 1162
  • [9] SODERSTRAND M.A., 1986, RESIDUE NUMBER SYSTE
  • [10] Szabo N., 1967, RESIDUE ARITHMETIC I