共 18 条
- [1] ABRAHAM JA, 1986, FAULT TOLERANT COMPU
- [3] SYSTEMATIC DESIGN STRATEGY FOR CONCURRENT ERROR DIAGNOSABLE ITERATIVE LOGIC-ARRAYS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (02): : 87 - 94
- [4] Choi Y.-H., 1984, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers ICCD '84 (Cat. No. 84CH2080-0), P451
- [5] DEVICES A, 1986, ANALOG DIGITAL CONVE
- [6] Gulati R. K., 1986, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers. ICCD '86 (Cat. No.86CH2348-1), P488
- [7] A RATIO-INDEPENDENT ALGORITHMIC ANALOG-TO-DIGITAL CONVERTER COMBINING CURRENT MODE AND DYNAMIC TECHNIQUES [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (03): : 319 - 325
- [8] PATEL JH, 1982, IEEE T COMPUT, V31, P589, DOI 10.1109/TC.1982.1676055
- [9] POUJOIS R, 1973, IEEE ISSCC, P152
- [10] Rao T. R, 1989, ERROR CONTROL CODING