CONCURRENT ERROR-DETECTION IN HIGHLY STRUCTURED LOGIC-ARRAYS

被引：15
作者：
FUCHS, WK
CHEN, CYR
ABRAHAM, JA
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 04期
关键词：
D O I：
10.1109/JSSC.1987.1052776
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：583 / 594
页数：12
相关论文
共 50 条
[41]   SELF-CHECKING LOGIC-ARRAYS [J].
NICOLAIDIS, M ;
COURTOIS, B .
MICROPROCESSORS AND MICROSYSTEMS, 1989, 13 (04) :281-290
[42]   OPTICAL DESIGN OF PROGRAMMABLE LOGIC-ARRAYS [J].
MURDOCCA, MJ ;
HUANG, A ;
JAHNS, J ;
STREIBL, N .
APPLIED OPTICS, 1988, 27 (09) :1651-1660
[43]   VLSI-BASED ARRAY DIVIDERS WITH CONCURRENT ERROR-DETECTION [J].
CHEN, TH ;
LEE, YP ;
CHEN, LG .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (06) :1139-1148
[44]   CMOS LOGIC-ARRAYS - A DESIGN DIRECTION [J].
WALKER, R ;
DERICKSON, R ;
LOBO, K .
COMPUTER DESIGN, 1982, 21 (05) :237-&
[45]   LOGIC-ARRAYS SUPPLANT DISCRETE PACKAGES [J].
PETERS, T ;
GOLD, M .
ELECTRONIC DESIGN, 1981, 29 (26) :63-69
[46]   SYNTHESIS OF LOGIC-CIRCUITS WITH PROGRAMMABLE LOGIC-ARRAYS [J].
NOVIKOV, SV .
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1977, (05) :1-4
[47]   LOGIC DESIGN OF DECODED-PROGRAMMABLE LOGIC-ARRAYS [J].
XIAO, YX .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (03) :317-325
[48]   A TESTABLE DESIGN OF ITERATIVE LOGIC-ARRAYS [J].
PARTHASARATHY, R ;
REDDY, SM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11) :1037-1045
[49]   EASILY TESTABLE ITERATIVE LOGIC-ARRAYS [J].
WU, CW ;
CAPPELLO, PR .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (05) :640-652
[50]   A TESTABLE DESIGN OF ITERATIVE LOGIC-ARRAYS [J].
PARTHASARATHY, R ;
REDDY, SM .
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (11) :833-841
12345