CONCURRENT ERROR-DETECTION IN HIGHLY STRUCTURED LOGIC-ARRAYS

被引：15
作者：
FUCHS, WK
CHEN, CYR
ABRAHAM, JA
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 04期
关键词：
D O I：
10.1109/JSSC.1987.1052776
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：583 / 594
页数：12
相关论文
共 50 条
[31]   ON THE TESTABILITY OF ITERATIVE LOGIC-ARRAYS [J].
BECKER, B ;
HAHN, R ;
HARTMANN, J ;
SPARMANN, U .
INTEGRATION-THE VLSI JOURNAL, 1995, 18 (2-3) :201-218
[32]   DESIGNING WITH PROGRAMMABLE LOGIC-ARRAYS [J].
MAUNDY, B .
MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (09) :475-486
[33]   SPACE-TIME MAPPING, LATENCY OF DATA-FLOW AND CONCURRENT ERROR-DETECTION IN SYSTOLIC ARRAYS [J].
LI, HF ;
ZHANG, CN ;
JAYAKUMAR, R .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (01) :33-44
[34]   THRESHOLD LOGIC FUNCTIONS IN PROGRAMMABLE LOGIC-ARRAYS [J].
BENNETT, LAM .
ELECTRONICS LETTERS, 1976, 12 (11) :279-280
[35]   AN ERROR IN ERROR-DETECTION [J].
MAURER, WD .
COMMUNICATIONS OF THE ACM, 1989, 32 (09) :1131-1131
[36]   COMPUTATION WITH SIMULTANEOUSLY CONCURRENT ERROR-DETECTION USING BIDIRECTIONAL OPERANDS [J].
CHEN, LG ;
CHEN, TH .
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, :128-131
[37]   CONCURRENT ERROR-DETECTION IN ARRAY DIVIDERS BY ALTERNATING INPUT DATA [J].
WEY, CL .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (02) :123-130
[38]   A WATCHDOG PROCESSOR FOR CONCURRENT ERROR-DETECTION IN MULTIPLE PROCESSOR SYSTEMS [J].
MADEIRA, H ;
CAMOES, J ;
SILVA, JG .
MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (03) :123-130
[39]   FFT ARCHITECTURE FOR WSI WITH CONCURRENT ERROR-DETECTION AND FAULT LOCATION [J].
LOMBARDI, F ;
SHEN, YN ;
MUZIO, J .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (01) :13-20
[40]   CONCURRENT ERROR-DETECTION IN CURRENT-MODE A/D CONVERTERS [J].
WEY, CL .
ELECTRONICS LETTERS, 1991, 27 (25) :2370-2372
12345