共 50 条
- [5] SYSTEMATIC DESIGN STRATEGY FOR CONCURRENT ERROR DIAGNOSABLE ITERATIVE LOGIC-ARRAYS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (02): : 87 - 94
- [7] AREA-EFFICIENT COMPUTING STRUCTURES FOR CONCURRENT ERROR-DETECTION IN SYSTOLIC ARRAYS JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (03): : 237 - 260