共 50 条
- [42] Levelized Low Cost Delay Test Compaction Considering IR-Drop Induced Power Supply Noise 2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 52 - 57
- [45] Minimizing Power Supply Noise Through Harmonic Mappings in Networks-on-Chip CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 113 - 122
- [47] The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 320 - 327