Power Supply Noise: Causes, Effects, and Testing

被引:7
|
作者
Polian, Ilia [1 ]
机构
[1] Univ Passau, Fac Comp Sci & Math, Chair Comp Engn, D-94032 Passau, Germany
关键词
Power Supply Noise; IR Drop; Ground Bounce; Power Droop; Modeling; Testing;
D O I
10.1166/jolpe.2010.1075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With technology scaling, the current densities in digital circuits increase significantly. As a consequence, noise which affects the power distribution network, or power supply noise, increasingly compromises the circuit functionality and timing. As it becomes more and more difficult to address all power supply noise issues using design methods, considering noise effects during manufacturing test gains importance. This article provides an overview of different classes of power supply noise and test methods used to identify circuits which are likely to fail due to these effects. Most test strategies to detect power supply noise differ significantly from conventional test approaches because they must consider information such as power consumption profiles, switching activity, power grid design, physical proximity, or multi-cycle effects.
引用
收藏
页码:326 / 338
页数:13
相关论文
共 50 条
  • [41] Mixing Drivers in Clock-Tree for Power Supply Noise Reduction
    Kaplan, Yakov
    Wimer, Shmuel
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1382 - 1391
  • [42] Levelized Low Cost Delay Test Compaction Considering IR-Drop Induced Power Supply Noise
    Jiang, Zhongwei
    Wang, Zheng
    Wang, Jing
    Walker, D. M. H.
    2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 52 - 57
  • [43] A virtual instrument for the testing and performance evaluation of a microsatellite power supply system
    Zheng, Chao
    Low, Kay-Soon
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (08) : 1808 - 1815
  • [44] Induction motor performance testing with an inverter power supply: Part 1
    Jordan, Howard E.
    Zowarka, Raymond C.
    Hotz, Thomas J.
    Uglum, John R.
    IEEE TRANSACTIONS ON MAGNETICS, 2007, 43 (01) : 242 - 245
  • [45] Minimizing Power Supply Noise Through Harmonic Mappings in Networks-on-Chip
    Dahir, Nizar
    Mak, Terrence
    Xia, Fei
    Yakovlev, Alex
    CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 113 - 122
  • [46] Enhancing microprocessor immunity to power supply noise with clock-data compensation
    Wong, KL
    Rahat-Arabi, T
    Ma, M
    Taylor, G
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 749 - 758
  • [47] The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter
    Xu, Hu
    Pavlidis, Vasilis F.
    Burleson, Wayne
    De Micheli, Giovanni
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 320 - 327
  • [48] Clock Scheduling and Cell Library Information Utilization for Power Supply Noise Reduction
    Kim, Yooseong
    Han, Sangwoo
    Kim, Juho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (01) : 29 - 36
  • [49] Feedforward active substrate noise cancelling based on di/dt of power supply
    Nakura, T
    Ikeda, M
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03) : 364 - 369
  • [50] Vector generation for power supply noise estimation and verification of deep submicron designs
    Jiang, YM
    Cheng, KT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 329 - 340